

# FEATURES


- Frequency Range 10MHz to 134 MHz
- Output Options:
  - o 5 outputs PL123S-05
  - o 9 outputs PL123S-09
- Zero input output delay
- Optional Drive Strength: Standard (8mA) PL123S-05/-09 High (12mA) PL123S-05H/-09H
- 3.3V, ±10% operation
- Available in Commercial and Industrial temperature ranges
- Available in 16-Pin SOP, SSOP or TSSOP (PL123S-09), and 8-Pin SOP (PL123S-05) packages
- Spread-compatible with spread-spectrum modulation clock inputs

### DESCRIPTION

The PL123S-05/-09 (-05H/-09H for High Drive) are high performance, low skew, low jitter zero delay buffers designed to distribute high speed clocks. They have one (PL123S-05) or two (PL123S-09) low-skew output banks, of 4 outputs each, that are synchronized with the input. The PL123S-09 allows control of the banks of outputs by using the S1 and S2 inputs as shown in the Selector Definition table on page 2.

The synchronization is established via CLKOUT feed back to the input of the PLL. Since the skew between the input and output is less than  $\pm 100$  ps, the device acts as a zero delay buffer. The input output propagation delay can be advanced or delayed by adjusting the load on the CLKOUT pin.

These parts are not intended for 5V input-tolerant applications.



### **BLOCK DIAGRAM**



### **PIN DESCRIPTIONS**

	PL123S-09	PL123S-05		
Name	TSSOP-16L, SOP-16L, SSOP-16L	SOP-8L	Туре	Description
REF <sup>[1]</sup>	1	1	I	Input reference frequency.
CLKA1 <sup>[2]</sup>	2	3	0	Buffered clock output, Bank A
CLKA2 <sup>[2]</sup>	3	2	0	Buffered clock output, Bank A
VDD	4,13	6	Р	VDD connection
GND	5,12	4	Р	GND connection
CLKB1 <sup>[2]</sup>	6	-	0	Buffered clock output, Bank B
CLKB2 <sup>[2]</sup>	7	-	0	Buffered clock output, Bank B
S2 <sup>[3]</sup>	8	-	I	Selector input
S1 <sup>[3]</sup>	9	-	I	Selector input
CLKB3 <sup>[2]</sup>	10	-	0	Buffered clock output, Bank B
CLKB4 <sup>[2]</sup>	11	-	0	Buffered clock output, Bank B
CLKA3 <sup>[2]</sup>	14	5	0	Buffered clock output, Bank A
CLKA4 <sup>[2]</sup>	15	7	0	Buffered clock output, Bank A
CLKOUT <sup>[2]</sup>	16	8	0	Buffered clock output. Internal feedback on this pin.

Notes: 1: Weak pull-down. 2: Weak pull-down on all outputs. 3: Weak Pull-Up on S1 and S2

### **SELECTOR DEFINITION FOR PL123S-09**

S2	S1	CLOCK A1–A4 (Bank A)	CLOCK B1–B4 (Bank B)	CLKOUT	Output Source	PLL Shutdown
0	0	Three-state	Three-state	Driven	PLL	Ν
0	1	Driven	Three-state	Driven	PLL	Ν
1	0	Driven	Driven	Driven	Reference	Y
1	1	Driven	Driven	Driven	PLL	Ν

### **INPUT / OUTPUT SKEW CONTROL**

The PL123S-05/-09 will achieve Zero Delay from input to output when all the outputs are loaded equally. Adjustments to the input/output delay can be made by adding additional loading to the CLKOUT pin. Please contact PhaseLink for more information.



### SPREAD COMPATIBLE

Many products today utilize spread-spectrum modulation clocking to reduce electromagnetic interference (EMI) and pass FCC regulations. This product was designed to pass spread-spectrum input clock modulation frequencies to the output. When a buffer is not designed to pass spread spectrum, there will exist significant tracking jitter between input and output clocks, which may result in problems with system timing and synchronization.

## LAYOUT RECOMMENDATIONS

The following guidelines are to assist you with a performance optimized PCB design:

# Signal Integrity and Termination Considerations


- Keep traces short!
- Trace = Inductor. With a capacitive load this equals ringing!
- Long trace = Transmission Line. Without proper termination this will cause reflections (looks like ringing).
- Design long traces as "striplines" or "microstrips" with defined impedance.
- Match trace at one side to avoid reflections bouncing back and forth.

Decoupling and Power Supply Considerations

- Place decoupling capacitors as close as possible to the VDD pin(s) to limit noise from the power supply
- Addition of a ferrite bead in series with VDD can help prevent noise from other board sources
- Value of decoupling capacitor is frequency dependant. Typical values to use are  $0.1\mu F$  for designs using frequencies < 50MHz and  $0.01\mu F$  for designs using frequencies > 50MHz.

### **Typical CMOS termination**

#### Place Series Resistor as close as possible to CMOS output





#### **ABSOLUTE MAXIMUM CONDITIONS**

Supply Voltage to Ground Potential ..... -0.5V to 4.6VDC Input Voltage...... $V_{SS} - 0.5V$  to 4.6VStorage Temperature ...... $-65^{\circ}C$  to  $150^{\circ}C$  Junction Temperature..... 150°C Static Discharge Voltage (per MIL-STD-883, Method 3015).....> 2000V

#### **OPERATING CONDITIONS**

Parameter	Description	Min.	Max.	Unit
V <sub>DD</sub>	Supply Voltage	3.0	3.6	V
т	Commercial Operating Temperature (ambient temperature)	0	70	°C
T <sub>A</sub>	Industrial Operating Temperature (ambient temperature)	-40	85	°C
CL	Load Capacitance, below 100 MHz	_	30	pF
ΟL	Load Capacitance, above 100 MHz	_	10	рF
CIN	Input Capacitance	-	7	рF
t <sub>PU</sub>	Power-up time for all $V_{DD}$ s to reach minimum specified voltage (power ramps must be monotonic)	0.05	250	ms

#### **ELECTRICAL CHARACTERISTICS**

Parameter	Description	Test Conditions	Min.	Max.	Unit
V <sub>IL</sub>	Input LOW Voltage		-	0.8	V
V <sub>IH</sub>	Input HIGH Voltage		2.5	-	V
IIL	Input LOW Current	$V_{IN} = 0V$	-	50	μA
I <sub>IH</sub>	Input HIGH Current	$V_{IN} = V_{DD}$	-	100	μA
V <sub>OL</sub>	Output LOW Voltage <sup>[4]</sup>	$I_{OL} = 8 \text{ mA}$ $I_{OL} = 12 \text{ mA}$	-	0.4	V
V <sub>OH</sub>	Output HIGH Voltage <sup>[4]</sup>	$I_{OH} = -8 \text{ mA}$ $I_{OL} = -12 \text{ mA}$	2.4	-	V
	Supply Current	66.67MHz with unloaded outputs Commercial Temp.	-	32	mA
I <sub>DD</sub>	(Unloaded Outputs)	66.67MHz with unloaded outputs Industrial Temp.	-	45	mA

Notes: 4. Parameter is guaranteed by design and characterization. Not 100% tested in production.



### SWITCHING CHARACTERISTICS <sup>[5]</sup>

Parameter	Name	Test Conditions	Min.	Тур.	Max.	Unit
+	Output Fraguanay	30-pF load	10	_	100	MHz
t <sub>1</sub>	Output Frequency	10-pF load	10	-	134	MHz
	Duty Cycle [4] = t2 ÷ t1	Measured at 1.4V, F <sub>OUT</sub> = 66.67MHz	40	50	60	%
	Duty Cycle [4] = t2 ÷ t1	Measured at 1.4V, F <sub>OUT</sub> <50MHz	45	50	55	%
+	Rise Time [4]	Measured between 0.8V and 2.0V	-	2.5	-	ns
t <sub>3</sub>	Rise Time [4] (High Drive)	Measured between 0.8V and 2.0V	-	1.5	-	ns
+	Fall Time [4]	Measured between 0.8V and 2.0V	-	2.5	-	ns
t <sub>4</sub>	Fall Time [4] (High Drive)	Measured between 0.8V and 2.0V	-	1.5	-	ns
t <sub>5</sub>	Output to Output Skew	All outputs equally loaded	-	-	250	ps
t <sub>6A</sub>	Delay, REF Rising Edge to CLKOUT Rising Edge [4]	Measured at VDD/2	_	0	±350	ps
t <sub>6B</sub>	Delay, REF Rising Edge to CLKOUT Rising Edge <sup>[4]</sup>	Measured at VDD/2. Measured in PLL bypass mode, PL123S-09 only.	1	5	8.5	ns
t7	Device to Device Skew [4]	Measured at VDD/2 on the CLKOUT pin	-	0	700	ps
t <sub>8</sub>	Output Slew Rate [4]	Measured between 0.8V and 2.0V using Test Circuit #2	1	_	_	V/ns
tj	Cycle to Cycle Jitter <sup>[4]</sup>	Measured at 66.67 MHz, loaded outputs	_	75	200	ps
tlock	PLL Lock Time [4]	Stable power supply, valid clock presented on REF pin	-	_	1.0	ms


Notes:

4. Parameter is guaranteed by design and characterization. Not 100% tested in production.

5. All parameters are specified with loaded outputs.




#### SWITCHING WAVEFORMS



47745 Fremont Blvd., Fremont, California 94538 Tel (510) 492-0990 Fax (510) 492-0991 www.phaselink.com Rev 4/9/08 Page 6



# **TEST CIRCUITS**





## PACKAGE DRAWINGS (GREEN PACKAGE COMPLIANT)

SOP-		SOP-1		SOP-1	6L ( m TSS		
Symbol	Min.	Max.	Min.	Max.	Min.	Max.	
A	1.35	1.75	1.35	1.75	-	1.20	
A1	0.10	0.25	0.05	0.15	0.05	0.15	
В	0.33	0.51	0.2	0.3	0.19	0.30	
С	0.19	0.25	0.18	0.25	0.09	0.20	
D	9.80	10.00	4.8	5.0	4.90	5.10	
E H	3.80	4.00	3.8	3.98	4.30	4.50	
<u>н</u> Г	5.80 0.40	6.20 1.27	5.80 0.40	6.20		0 BSC	
	0.40	1.27			0/5	0.75	
e	1.27			1.27 5 BSC	0.45	0.75 5 BSC	
	60P 8	L	0.635 Dime	BSC	0.65	5 BSC	
	SOP 8	L bol -	0.635 Dime	nsion	0.65 in mm Max.	5 BSC	
	SOP 8	L bol -	0.635 Dime Min. 1.35	nsion	0.65 in mm Max. 1.75	5 BSC	
	SOP 8 Syml	L bol -	0.635 Dime Min. 1.35 0.10	nsion	<u>in mm</u> Max. 1.75 0.25	5 BSC	
	<b>Sym</b> Sym A A1 A2	L bol -	0.635 Dime Min. 1.35 0.10 1.25	nsion	0.65 in mm Max. 1.75 0.25 1.50	5 BSC	
	<b>50P 8</b> Syml A A1 A2 B	L bol -	0.635 Dime Min. 1.35 0.10 1.25 0.33	nsion	0.65 in mm Max. 1.75 0.25 1.50 0.53	5 BSC	
	SOP 8 Syml A A1 A2 B C	L bol -	0.635 Dime Min. 1.35 0.10 1.25 0.33 0.19	nsion 5	0.65 in mm Max. 1.75 0.25 1.50 0.53 0.27	5 BSC	
	Syml A A1 A2 B C D	L bol -	0.635 Dime Min. 1.35 0.10 1.25 0.33 0.19 4.80	nsion	0.65 in mm Max. 1.75 0.25 1.50 0.53 0.27 5.00	5 BSC	
	SOP 8 Syml A A1 A2 B C	L bol -	0.635 Dime Min. 1.35 0.10 1.25 0.33 0.19 4.80 3.80	nsion	0.65 in mm Max. 1.75 0.25 1.50 0.53 0.27 5.00 4.00	5 BSC	
	<b>SOP 8</b> Syml A1 A2 B C D E	L bol -	0.635 Dime Min. 1.35 0.10 1.25 0.33 0.19 4.80	nsion 5 5 5 6 7 7 7 7 7 7 7 7 7 7 7 7 7 7 7 7	0.65 in mm Max. 1.75 0.25 1.50 0.53 0.27 5.00	5 BSC	

47745 Fremont Blvd., Fremont, California 94538 Tel (510) 492-0990 Fax (510) 492-0991 www.phaselink.com Rev 4/9/08 Page 8



#### **ORDERING INFORMATION**

47745 F	ing, please contact Fremont Blvd., Fremor 0) 492-05/-0990 Fax: (	
	PART NUMB	ER
		ombination of the following: rating temperature range
PL123S-0	<u>х(Ӊ)</u> ҲҲҲ-Ҳ	
Part Number — H=High Drive None = Standard Drive Package Type — O=TSSOP S=SOP X=SSOP		<ul> <li>None=Tubes R=Tape &amp; Reel</li> <li>None=Green (Lead-Free) Package A=not Green Package</li> <li>Temperature Range C=Commercial (0°C to 70°C) I=Industrial (-40°C to 85°C)</li> </ul>
Part/Order Number	Marking	Package Option
	Green (Lead-Free)	Package
PL123S-05SC	P123S-05	8-Pin SOP Tube
PL123S-05SC-R	P123S-05	8-Pin SOP (Tape and Reel)
PL123S-05HSC	P123S-05H	8-Pin SOP Tube
PL123S-05HSC-R	P123S-05H	8-Pin SOP (Tape and Reel)
PL123S-090C	P123S-09	16-Pin TSSOP Tube
PL123S-090C-R	P123S-09	16-Pin TSSOP (Tape and Reel)
PL123S-09HOC	P123S-09H	16-Pin TSSOP Tube
PL123S-09HOC-R	P123S-09H	16-Pin TSSOP (Tape and Reel)
PL123S-09SC	P123S-09	16-Pin SOP Tube
PL123S-09SC-R	P123S-09	16-Pin SOP (Tape and Reel)
PL123S-09HSC	P123S-09H	16-Pin SOP Tube
PL123S-09HSC-R	P123S-09H	16-Pin SOP (Tape and Reel)
PL123S-09XC	P123S-09	16-Pin SSOP Tube
PL123S-09XC-R	P123S-09	16-Pin SSOP (Tape and Reel)
PL123S-09HXC	P123S-09H	16-Pin SSOP Tube
PL123S-09HXC-R	P123S-09H	16-Pin SSOP (Tape and Reel)



#### (continued)

#### PART NUMBER

Part/Order Number	Marking	Package Option
	Not Green Pack	age
PL123S-05SCA	P123S-05	8-Pin SOP Tube
PL123S-05SCA-R	P123S-05	8-Pin SOP (Tape and Reel)
PL123S-05HSCA	P123S-05H	8-Pin SOP Tube
PL123S-05HSCA-R	P123S-05H	8-Pin SOP (Tape and Reel)
PL123S-09OCA	P123S-09	16-Pin TSSOP Tube
PL123S-09OCA-R	P123S-09	16-Pin TSSOP (Tape and Reel)
PL123S-09HOCA	P123S-09H	16-Pin TSSOP Tube
PL123S-09HOCA-R	P123S-09H	16-Pin TSSOP (Tape and Reel)
PL123S-09SCA	P123S-09	16-Pin SOP Tube
PL123S-09SCA-R	P123S-09	16-Pin SOP (Tape and Reel)
PL123S-09HSCA	P123S-09H	16-Pin SOP Tube
PL123S-09HSCA-R	P123S-09H	16-Pin SOP (Tape and Reel)
PL123S-09XCA	P123S-09	16-Pin SSOP Tube
PL123S-09XCA-R	P123S-09	16-Pin SSOP (Tape and Reel)
PL123S-09HXCA	P123S-09H	16-Pin SSOP Tube
PL123S-09HXCA-R	P123S-09H	16-Pin SSOP (Tape and Reel)

PhaseLink Corporation, reserves the right to make changes in its products or specifications, or both at any time without notice. The information furnished by Phaselink is believed to be accurate and reliable. However, PhaseLink makes no guarantee or warranty concerning the accuracy of said information and shall not be responsible for any loss or damage of whatever nature resulting from the use of, or reliance upon this product.

LIFE SUPPORT POLICY: PhaseLink's products are not authorized for use as critical components in life support devices or systems without the express written approval of the President of PhaseLink Corporation.

Solder reflow profile available at www.phaselink.com/QA/solderingGreen.pdf