

FEATURES

- 1:9 output fanout buffer for DC to 134MHz
- Low power consumption for portable applications
- Low input-output delay
- Output-Output skew less than 250ps
- 2.5V to 3.3V, ±10% operation
- Operating temperature range from -40°C to 85°C
- Available in 16-Pin SOP GREEN/RoHS package


DESCRIPTION


The PL123-09N is a low-cost fanout buffer for distributing high-speed clocks with low output to output skew. The PL123-09N accepts an input from DC to 134MHz and provides 9 outputs of the same frequency. A typical application for driving SDRAM in PC systems would use eight outputs to drive two DIMMs, or four SO-DIMMs, with the remaining output used for driving an external feedback to a PLL.

The PL123-09N is designed with three pairs of power/ground pins to minimize EMI and it consumes less than 32 mA at 66 MHz, ideal for low-power mobile applications. It is available in a compact 150-mil 16-pin SOP package.

These parts are not intended for 5V input-tolerant applications.

BLOCK DIAGRAM AND PACKAGE PINOUT







PIN DESCRIPTIONS

Name	SOP-16L	Туре	Description
REF	1	I	Input reference frequency.
CLK1	2	0	Buffered clock output
CLK2	3	0	Buffered clock output
VDD	4, 8, 13	Р	VDD connection
GND	5, 9, 12	Р	GND connection
CLK3	6	0	Buffered clock output
CLK4	7	0	Buffered clock output
CLK5	10	0	Buffered clock output
CLK6	11	0	Buffered clock output
CLK7	14	0	Buffered clock output
CLK8	15	0	Buffered clock output
CLK9	16	0	Buffered clock output

LAYOUT RECOMMENDATIONS


The following guidelines are to assist you with a performance optimized PCB design:

Signal Integrity and Termination Considerations

- Keep traces short!
- Trace = Inductor. With a capacitive load this equals ringing!
- Long trace = Transmission Line. Without proper termination this will cause reflections (looks like ringing).
- Design long traces (> 1 inch) as "striplines" or "microstrips" with defined impedance.
- Match trace at one side to avoid reflections bouncing back and forth.

Decoupling and Power Supply Considerations

- Place decoupling capacitors as close as possible to the VDD pin(s) to limit noise from the power supply
- Addition of a ferrite bead in series with VDD can help prevent noise from other board sources
- Value of decoupling capacitor is frequency dependant. Typical values to use are 0.1µF for designs using frequencies < 50MHz and 0.01µF for designs using frequencies > 50MHz.



47745 Fremont Blvd., Fremont, California 94538 Tel (510) 492-0990 Fax (510) 492-0991 www.phaselink.com Rev 6/25/08 Page 2



ABSOLUTE MAXIMUM CONDITIONS

Supply Voltage to Ground Potential -0.5V to 4.6VDC Input Voltage...... $V_{SS} - 0.5V$ to 4.6VStorage Temperature $-65^{\circ}C$ to $150^{\circ}C$ Junction Temperature...... 150°C Static Discharge Voltage (per MIL-STD-883, Method 3015).....> 2000V

OPERATING CONDITIONS

Parameter	Description	Min.	Max.	Unit
V _{DD}	Supply Voltage		3.63	V
T _A	Commercial Operating Temperature (ambient temperature)	0	70	°C
	Industrial Operating Temperature (ambient temperature)	-40	85	°C
CL	Load Capacitance, below 100 MHz	—	30	рF
	Load Capacitance, above 100 MHz	_	10	pF
C _{IN}	Input Capacitance		7	рF
REF, CLK[1:9]	Operating Frequency, Input=Output		134	MHz
t _{PU}	Power-up time for all V_{DD} s to reach minimum specified voltage (power ramps must be monotonic)		50	ms

ELECTRICAL CHARACTERISTICS (Commercial and Industrial Temperature Devices)

Parameter	Description	Test Conditions	Min.	Max.	Unit
VIL	Input LOW Voltage [1]		_	0.8	V
V _{IH}	Input HIGH Voltage [1]		2.0	-	V
IIL	Input LOW Current	$V_{IN} = 0V$	_	50	μA
I _{IH}	Input HIGH Current	$V_{IN} = V_{DD}$	_	100	μA
V _{OL}	Output LOW Voltage [2]	$I_{OL} = 8 \text{ mA}$	_	0.4	V
V _{OH}	Output HIGH Voltage [2]	$I_{OH} = -8 \text{ mA}$	2.4	-	V
I _{DD}	Supply Current	66.67MHz with unloaded outputs	-	32	mA

SWITCHING CHARACTERISTICS (Commercial and Industrial Temperature Devices)^[3]

Parameter	Description	Test Conditions	Min.	Тур.	Max.	Unit
	Duty Cycle [2] = t2 ÷ t1	Measured at 1.4V	40	50	60	%
t ₃	Rise Time [2]	Measured between 0.8V and 2.0V	-	-	1.5	ns
t4	Fall Time [2]	Measured between 0.8V and 2.0V	_	_	1.5	ns
t ₅	Output to Output Skew [2]	All outputs equally loaded	_	_	250	ps
t ₆	Propagation Delay, REF Rising Edge to CLKX Rising Edge ^[2]	Measured at $V_{DD}/2$	1	5	9.2	ns

Notes:

1. REF input has a threshold voltage of $V_{DD}/2$


2. Parameter is guaranteed by design and characterization. Not 100% tested in production.


3. All parameters are specified with loaded outputs.

47745 Fremont Blvd., Fremont, California 94538 Tel (510) 492-0990 Fax (510) 492-0991 www.phaselink.com Rev 6/25/08 Page 3



SWITCHING WAVEFORMS






47745 Fremont Blvd., Fremont, California 94538 Tel (510) 492-0990 Fax (510) 492-0991 www.phaselink.com Rev 6/25/08 Page 4



H H SOP-16L (mm) Symbol Min. Max. Е Н Ο 1.35 1.75 А ¥. A1 0.10 0.25 Е ▼ В 0.33 0.51 D С 0.19 0.25 D 9.80 10.00 Ε 3.80 4.00 6.20 Η 5.80 0.40 1.27 L 1.27 BSC A е

PACKAGE DRAWING (GREEN PACKAGE COMPLIANT)





PhaseLink Corporation, reserves the right to make changes in its products or specifications, or both at any time without notice. The information furnished by Phaselink is believed to be accurate and reliable. However, PhaseLink makes no guarantee or warranty concerning the accuracy of said information and shall not be responsible for any loss or damage of whatever nature resulting from the use of, or reliance upon this product.

LIFE SUPPORT POLICY: PhaseLink's products are not authorized for use as critical components in life support devices or systems without the express written approval of the President of PhaseLink Corporation.

Solder reflow profile available at www.phaselink.com/QA/solderingGreen.pdf