

PRELIMINARY

12-CHARACTER 2-LINE DOT MATRIX LCD CONTROLLER DRIVER

GENERAL DESCRIPTION

The NJU6469 is a Dot Matrix LCD controller driver for 12-character 2-line with icon display in single chip.

It contains voltage tripler, bleeder resistance, CR oscillator, microprocessor interface circuits, instruction decoder controller, character generator ROM/RAM, high voltage operation common and segment drivers.

The voltage tripler and bleeder resistance generates about triple voltage(8V) and bias voltage for LCD driving waveform internally from single power supply (3V). Consequently, high-contrast display can be performed though the simple power supply circuits.

The CR oscillator incorporates C and R, therefore no external components for oscillation are required.

The microprocessor interface circuits which operate by 1MHz, can be connected directly to 4/8bit microprocessor.

The character generator consists of 9,600 bits ROM and 32×5 bit RAM.

The 17-common (16 for character, 1 for icon) and 60segment drivers are operated up to 10.0V, and the icon common driver display up to 60 icons.


FEATURES

- 12-character 2-line Dot Matrix LCD Controller Driver
- Maximum 60 icon Display (Using COMMK)
- 4/8 Bit Microprocessor Direct Interface
- Display Data RAM 24 x 8 bits : Maximum 12-character 2-line Display or 24-character 1-line Display
- Character Generator ROM 9,600 bits : 240 Characters for 5 x 7 Dots
- Character Generator RAM 32 x 5 bits : 4 Patterns(5 x 7 Dots)
- High Voltage LCD Driver: 17-common / 60-segment
- Max. Display Character Number(1/18 Duty, Icon Display Only for Ver.B or Ver.M are 2/18 Duty):

| Device | Display Character | Position of COMMK | Duty of COMMK | OP-AMP. Drive ability |
|------------------------|---------------------|-------------------|---------------|-----------------------|
| NJU6469AX NJU6469BX | 12-Character 2-Line | | 1/18 2/18 | ±5µA |
| NJU6469LX NJU6469MX | + Max.60 Icon Disp. | Upper Side | 1/18 2/18 | ±10µA |

 Useful Instruction Set : Clear Display, Return Home, Display ON/OFF Cont, Cursor ON/OFF Cont, Display Blink, Cursor Shift, Character Shift

- Power On Initialize / Hardware Reset Function
- Voltage Tripler and Bleeder Resistance On-chip
- Oscillation Circuit On-chip
- Low Power Consumption -- (100 µA TYP. / 200 µA MAX.)
- Operating Voltage ---- 2.4 to 3.3 V (Except LCD Driving Voltage)
- Package Outline --- CHIP / QFP 100 / TQFP 100 /TCP
- C-MOS Technology




PACKAGE OUTLINE




NJU6469XFG1

■ PIN CONFIGURATION 1 (NJU6469XFC1)

JRC




■ PIN CONFIGURATION 2 (NJU6469XFG1)



New Japan Radio Co., Ltd.



PAD LOCATION



CHIP SIZE : 4.39mm x 3.20mm CHIP CENTER : X=0μm, Y=0μm PAD SIZE : 90μm x 90μm



PAD COORDINATES


CHIP SIZE 4.39mm x 3.20mm (CHIP CENTER X=0 µm, Y=0 µm)

| PAD NO. | PAD NAME | X=(μm) | Y=(μm) |
|----------|-----------------------|--------|----------------|
| 1 | SEG40 | -1778 | -1429 |
| 2 | SEG ₄₁ | -1653 | -1429 |
| 3 | | -1534 | -1429 |
| | SEG ₄₂ | | -1429 |
| 4 | SEG ₄₃ | -1292 | |
| 5 | SEG44 | -1127 | -1429 |
| 6 | SEG45 | -1009 | -1429 |
| 7 | SEG46 | - 890 | -1429 |
| 8 | SEG47 | - 771 | -1429 |
| 9 | SEG ₄₈ | - 652 | -1429 |
| 10 | SEG ₄₉ | - 533 | -1429 -1429 |
| 11 | SEGso | - 415 | -1429 |
| 12 | SEG ₅₁ | - 296 | -1429 |
| 13 | SEG52 | - 177 | -1429 |
| 14 | SEG53 | - 58 | -1429 |
| 15 | SEG54 | 61 | -1429 |
| 16 | SEG55 | 179 | -1429 |
| 17 | SEG56 | 298 | -1429 |
| 18 | SEG57 | 417 | -1429 |
| 19 | SEG ₅₈ | 536 | -1429 |
| 20 | | 655 | -1429 |
| | SEG ₅₉ | 773 | |
| 21 | SEG ₆₀ | | -1429 |
| 22 | COM ₈ | 892 | -1429 |
| 23 | COM7 | 1011 | -1429 |
| 24 | COM6 | 1130 | -1429 |
| 25 | COM5 | 1249 | -1429 |
| 26 27 | COM4 | 1367 | -1429 |
| 27 | COM3 | 1486 | -1429 |
| 28 | COM ₂ | 1605 | l -1429 I |
| 29 | COM1 | 1730 | -1429 |
| 30 | COMMK | 1870 | -1429 |
| 31 | OSC ₂ | 2024 | -1249 |
| 32 | OSC 1 | 2024 | -1042 |
| 33 | V5 | 2024 | - 858 |
| 34 | Vss | 2024 | - 739 |
| 35 | VSOUT | 2024 | - 555 |
| 36 | C2- | 2024 | - 377 |
| 37 | 02 C2 ⁺ | 2024 | - 193 |
| | C1 ⁻ | 2024 | - 74 |
| 38 | C1 ⁺ | | 109 |
| 39 | | 2024 | |
| 40 | V _{ci} | 2024 | 228 |
| 41 | | 2024 | 347 |
| 42 | RESET | 2024 | 466 |
| 43 | RS | 2024 | 585 |
| 44 | R/W | 2024 | 703 |
| 45 | E | 2024 | 822 |
| 46 | DBo | 2024 | 941 |
| 47 | DB 1 | 2024 | 1060 |
| 48 | DB2 | 2024 | 1179 |
| 49 | DB3 | 2024 | 1297 |
| 50 | DB4 | 1844 | 1429 |

| | | <u>IP CENTER X=</u> | <u>Оит, Ү=Оит</u> |
|---------|--------------------|---------------------|-------------------|
| PAD NO. | PAD NAME | X=(µm) | Y=(μm) |
| 51 | DBs | 1704 | 1429 |
| 52 | DB6 | 1579 | 1429 |
| 53 | DB7 | 1460 | 1429 |
| 54 | COM9 | 977 | 1429 |
| 55 | COM10 | 858 | 1429 |
| 56 | COM _{1.1} | 739 | 1429 |
| 57 | COM12 | 621 | 1429 |
| 58 | COM ₁₃ | 502 | 1429 |
| 59 | COM ₁₄ | 383 | 1429 |
| 60 | COM15 | 264 | 1429 |
| 61 | COM ₁₆ | 145 | 1429 |
| 62 | SEG1 | 27 | 1429 |
| 63 | SEG ₂ | - 92 | 1429 |
| 64 | SEG ₃ | - 211 | 1429 |
| 65 | SEG ₄ | - 330 | 1429 |
| 66 | SEG ₅ | - 449 | 1429 |
| 67 | SEG ₆ | - 567 | 1429 |
| 68 | SEG7 | - 686 | 1429 |
| 69 | SEG ₈ | - 805 | 1429 |
| 70 | SEG9 | - 924 | 1429 |
| 71 | | -1043 | 1429 |
| 72 | SEG ₁₀ | -1161 | 1429 |
| | SEG11 | -1280 | 1429 |
| 73 | SEG ₁₂ | -1399 | 1429 |
| 74 | SEG ₁₃ | | 1429 |
| | SEG14 | -1518 -1637 | 1429 |
| 76 | SEG ₁₅ | -1755 | 1429 |
| | SEG ₁₆ | -1874 | 1429 |
| 78 | SEG ₁₇ | -2024 | 1228 |
| 79 | SEG ₁₈ | | 1109 |
| 80 | SEG ₁₉ | -2024 | 977 |
| 81 | SEG ₂₀ | -2024 | 858 |
| 82 | SEG ₂₁ | -2024 | |
| 83 | SEG22 | -2024 | 739 |
| 84 | SEG ₂₃ | -2024 | 620 |
| 85 | SEG24 | -2024 | 501 |
| 86 | SEG ₂₅ | -2024 | 383 |
| 87 | SEG ₂₆ | -2024 | 264 |
| 88 | SEG ₂₇ | -2024 | 145 |
| 89 | SEG ₂₈ | -2024 | 26 |
| 90 | SEG ₂₉ | -2024 | - 93 |
| 91 | SEG ₃₀ | -2024 | - 211 |
| 92 | SEG ₃₁ | -2024 | - 330 |
| 93 | SEG ₃₂ | -2024 | - 449 |
| 94 | SEG ₃₃ | -2024 | - 568 |
| 95 | SEG ₃₄ | -2024 | - 687 |
| 96 | SEG35 | -2024 | - 805 |
| 97 | SEG ₃₆ | -2024 | - 924 |
| 98 | SEG ₃₇ | -2024 | -1043 |
| 99 | SEG ₃₈ | -2024 | -1162 |
| 100 | SEG ₃₉ | -2024 | -1281 |

5

BLOCK DIAGRAM



TERMINAL DESCRIPTION

| IERMINAL D | ESURTETION | | |
|----------------------|----------------------|---|---|
| PIN | NO. | OVNDOL | FUNCTION |
| FC1 | FG1 | SYMBOL | |
| 41 | 39 | Vdd | Power Source (+ 3V) |
| 34 | 32 | Vss | Power Source (OV) |
| 33 | 31 | V₅ | LCD Driving Voltage Output |
| 32 31 | 30 29 | OSC 1 OSC 2 | Oscillation Frequency Adjust Terminals. Normally Open. (Oscillation C and R are incorporated, Osc Freq.=80kHz) For external clock operation, the clock should be input on OSC1. |
| 43 | 41 | RS | Register selection signal input(Pull-up resistance On-chip) "O" : Instruction Register (Writing) Busy Flag, Address Counter (Reading) "1" : Data Register (Writing/Reading) |
| 44 | 42 | R/W | Read/Write selection signal input(Pull-up Resistance On-chip) "O" : Write , "1" : Read |
| 45 | 43 | E | Read/Write activation signal input |
| 50~53 | 48~51 | DB₄∼DB7 | 3-state Data Bus(Upper) to transfer the data between MPU and NJU6469. DB7 is also used for the Busy Flag reading. |
| 46~49 | 44~47 | DBo≁DB₃ | 3-state Data Bus(Lower) to transfer the data between MPU and NJU6469. These bus are not used in the 4-bit operation. |
| 29~22 54~61 | 27~20 52~59 | COM1~COM15 | LCD Common Driving Signal |
| 30 | 28 | СОММК | lcon Common Driving Signal |
| 62~100 1 ~ 21 | | SEG 1~SEG60 | LCD Segment Driving Signal |
| 39 38 37 36 | 37 36 35 34 | $ \begin{array}{c} C_1^+ \\ C_1^- \\ C_2^+ \\ C_2^- \end{array} $ | Step up capacitor connecting terminals. Connect the step up capacitor between C_1^+ and C_1^- , C_2^+ and C_2^- respectively. |
| 40 | 38 | V _{ci} | Input Terminal for Voltage Tripler (Normally $V_{ci} = V_{DD}$) |
| 35 | 33 | Vsout | Voltage Tripler Output Terminal |
| 42 | 40 | RESET | Reset Terminal. When the "L" level input over 1.2ms to this terminal, the system will be reset(fosc=80kHz) |
| L | | | |

5

-New Japan Radio Co.,Ltd.⁻

5

FUNCTIONAL DESCRIPTION

(1) Description for each blocks

(1-1) Register

The NJU6469 incorporates two 8-bit registers, an Instruction Register (IR) and a Data Register(DR). The Register(IR) stores instruction codes such as "Clear Display" and "Return Home", and address data for Display Data RAM(DD RAM) and Character Generator RAM(CG RAM).

The MPU can write the instruction code and address data to the Register(IR), but it cannot read out from the Register(IR).

The Register(DR) is a temporary stored register, the data stored in the Register(DR) is written into the DD RAM or CG RAM and read out from the DD RAM or CG RAM.

The data in the Register(DR) written by the MPU is transferred automatically to the DD RAM or CG RAM by internal operation.

When the address data for the DD RAM or CG RAM is written into the Register(IR), the addressed data in the DD RAM or CG RAM is transferred to the Register(DR). By the MPU read out the data in the Register(DR), the data transmitting process is performed completely.

After reading the data in the Register(DR) by the MPU, the next address data in the DD RAM or CG RAM is transferred automatically to the Register(DR) to provide for the next MPU reading. These two registers are selected by the selection signal RS as shown below.

These two registers are serected by the serection signal ho as shown in

Table 1. shows register operation controlled by RS and R/W signals.

| RS | R/W | Selected Register | Operation |
|-------|-----|-------------------|--|
| 0 | 0 | ID | Write |
| 0 · · | 1 | | Read busy flag(DB7) and address counter(DB0~DB6) |
| 1 | 0 | | Write (Register(DR) to DD RAM or CG RAM) |
| 1 | 1 | DR | Read (DD RAM or CG RAM to Register(DR)) |

Table 1. Register Operation

(1-2) Busy Flag (BF)

When the internal circuits are in the operation mode, the busy flag (BF) is "1", and any instruction reading is inhibited.

The busy flag (BF) is output at DB7 when RS="0" and R/W="1" as shown in Table 1.

The next instruction should be written after the busy flag(BF) goes to "O".

(1-3) Address Counter (AC)

The address counter(AC) addressing the DD RAM and CG RAM.

When the address setting instruction is written into the Register(IR), the address information is transferred from Register(IR) to the Counter(AC). The selection of either the DD RAM or CG RAM is also determined by this instruction.

After writing (or reading) the display data to (or from) the DD RAM or CG RAM, the Counter (AC) increments (or decrements) automatically.

The address data in the Counter(AC) is output from $DB_6 \sim DB_0$ when RS="0" and R/W="1" as shown in Table 1.

(1-4) Display Data RAM (DD RAM)

JRO

The display data RAM (DD RAM) consists of 24 x 8 bits stores up to 24-character display data represented in 8-bit code.

The DD RAM address data set in the address counter(AC) is represented in Hexadecimal.

| | ←H igher order bit | | | | | | ower | ord | er b | it→ | _ | | (Ex | ampl | e) D | d Rai | I ad | dres | s " | 08 " | | | |
|------|-------------------------------|-------------------------------|--------------------------|---------------------------|----------------------|-----------|---------|-----------|------------|------------|------------|------------|------------|------------|------------|------------|------------|-----------|-------|------|----------|----------|----------|
| AC | AC ₆ | A | 5 | C4 | AC3 | A | C2 | ACı | A | Co | | | 0 | | 0 | 0 | | 1 | 0 | | 0 | 0 | |
| | ← | Hexad | ecima | il → | ~ ` | He | xade | cima | I | → | | · | ~ | - | 0 | | →← | | | 8 | | | → |
| | | | | | | | | | | | | | | | | | | | | | | | |
| | (1- | -4- | 1) 1 | -lin | e Di | spla | у (| N=0 |) | | | | | | | | | | | | | | |
| | T | ha ra | latio | n ha | twoo | n DD | RAM | hhe | race | hne | die | nlav | noe | itio | n on | the | 1 CD | ie | show | n he | low. | | |
| | 1 | ne re | atio | n ne | LNCC | עש וו | 117419 | auu | 1 633 | | 413 | PIQJ | P03 | 1110 | | the | 200 | 13 | 31101 | | 10111 | | |
| 1 - | 1ch | 2 3 | 4 | 5 | 6 | 7 | 8 | 9 | 10 | 11 | 12 | 13 | 14 | 15 | 16 | 17 | 18 | 19 | 20 | 21 | 22 | 23 | 24 |
| Line | 00 0 | 1 02 | 03 | 04 | 05 | 06 | 07 | 08 | 09 | 0A | OB | 0C | OD | 0E | OF | 10 | 11 | 12 | 13 | 14 | 15 | 16 | 17 |
| | | | | | | | | | | | ر | | | | | | | | | | | | _ |
| | | | | COM ₁ | \sim | COM- | | | | | | | | | | CUN- | \sim | COM1 | ~ | | | | |
| | | | | 0001 | | 00148 | | | | | | | | | | COMB | | 0001 | 0 | | | | |
| | | When | the o | | | | | perf | orme | d, t | he D | D RA | M ad | dres | | | | | - | : | | | |
| , | | | the o | lispl | ay s | | | perf | orme | d, t | he D | D RA | M ad | dres | | | | | - | : | | | |
| (| Left | | | lispl | ay s | | | perf | orme | d, t | he D | D RA | M ad | dres | | | | | - | : | | | |
| | | Shit | t Dis | lispl | ay s | | | perf 9 | orme 10 | d, t 11 | he D 12 | D RA 13 | M ad 14 | dres 15 | | | | | - | : 21 | 22 | 23 | 24 |
| F | Left | Shit | t Dis | lispl splay | ays) 6 | hift | is | 9 | 10 | | 12 | 13 | 14 | 15 | s ch 16 | ange | s as | fol | lows | | 22 16 | 23 17 | 24 00 |
| [| Left 1ch 01 0 | Shi 2 3 2 03 | t Dis 4 04 | lispl splay 5 05 | ay s) 6 06 | hift 7 | is 8 | 9 | 10 | 11 | 12 | 13 | 14 | 15 | s ch 16 | ange 17 | s as 18 | fol 19 | lows | 21 | | | |
| [| Left 1ch | Shi 2 3 2 03 | t Dis 4 04 | lispl splay 5 05 | ay s) 6 06 | hift 7 | is 8 | 9 | 10 | 11 | 12 | 13 | 14 | 15 | s ch 16 | ange 17 | s as 18 | fol 19 | lows | 21 | | | |
| (| Left 1ch 01 0 | Shi 1 2 3 2 03 t Shi | t Dis 4 04 ft D | lispl splay 5 05 | ay s) 6 06 | hift 7 | is 8 | 9 | 10 | 11 | 12 | 13 | 14 | 15 | s ch 16 | ange 17 | s as 18 | fol 19 | lows | 21 | | | |

(1-4-2) 2-line Display (N=1)

R

The relation between DD RAM address and display position on the LCD is shown below.

| | | | | | COM | 1 ~ | COM | 8 | | | | _ | |
|----------------------------|----|----|----|----|-----|----------------|-----|----|----|----|----|----|-----------------------------------|
| | 1 | 2 | 3 | 4 | 5 | 6 | 7 | 8 | 9 | 10 | 11 | 12 | ← Display Position |
| 1st Line 2nd Line | 00 | 01 | 02 | 03 | 04 | 05 | 06 | 07 | 08 | 09 | 0A | OB | |
| 2nd Line | 40 | 41 | 42 | 43 | 44 | 45 | 46 | 47 | 48 | 49 | 4A | 4B | ← DD RAM Address (Hexadecimal) |
| | J | | | | | | | | | | | ٦ | |
| | | | | | COM | ₉ ~ | COM | 16 | | | | | |

Note : In the 2 lines display mode, the 1st and 2nd line address are defined as (00)_H to (0B)_H and (40)_H to (4B)_H. Please note that the end of 1st line address and the beginning of 2nd line address are not consecutive.

When the display shift is performed, the DD RAM address changes as follows:

(Left Shift Display)

| | 1 | 2 | 3 | | | | | 8 | | | | |
|-------|----|----|----|----|----|----|----|----|----|----|----|----|
| (00)← | | | | | | | | | | | | |
| (40)← | 41 | 42 | 43 | 44 | 45 | 46 | 47 | 48 | 49 | 4A | 4B | 40 |

(Right Shift Display)

| | 2 | | | | | | | | _ | | | |
|----|----|----|----|----|----|----|----|----|----|----|----|-------|
| OB | 00 | 01 | 02 | 03 | 04 | 05 | 06 | 07 | 08 | 09 | 0A | →(0B) |
| 4B | 40 | 41 | 42 | 43 | 44 | 45 | 46 | 47 | 48 | 49 | 4A | →(4B) |

(1-5) Character Generator ROM (CG ROM)

The Character Generator ROM (CG ROM) generates 5 x 7 dots character pattern represented in 8-bit character codes.

The storage capacity is up to 240 kinds of 5 x 7 dots character pattern.

The correspondence between character code and standard character pattern of NJU6469 is shown in Table 2.

User-defined character patterns (Custom Font) are also available by mask option.

| | | | | | | | Upper | 4 bi | t(He | xadec | imal |) | | | | | |
|------------------|---|-------------------|-------|-----|-------|------|-------|----------|--------------|-------|---------------|---------------|-------|--------|----------|---------------|--------------|
| | | 0 | 1 | 2 | 3 | 4 | 5 | 6 | 7 | 8 | 9 | A | В | C | D | E | F |
| | 0 | CG RAM (01) | | | | | | •• | :· | | | | •••• | | ····. | | |
| | 1 | (02) | | : | | | | | ·:::: | | | | | | ; | | |
| | 2 | (03) | | :: | | | | | . | | | ľ | | | | | |
| | 3 | (04) | | | •• | | :: | : | · | | :: | : | : | | | : | ::: : |
| | 4 | (01) | | | ÷. | | | | 1 | • | :: | •. | | | | . | |
| cimal) | 5 | (02) | | ** | · | | | | I | | | :: | | | | | .i |
| bit (Hexadecimal | 6 | (03) | | | | | •.• | | ۰ <u>.</u> : | | | | | •••• | | ֥ | ÷ |
| 4 | 7 | (04) | | : | | | | •• | | : | | | | | | :: | |
| Lower | 8 | (01) | | | | | | | | | •; | .: ! ` | - | | ŀ | | |
| | 9 | (02) | | | •••• | | · | | ·! | | | | | | | •• : | · |
| | A | (03) | • | :4: | :: | ···· | | | | | | | | · · | . | | |
| | В | (04) | ; | | :: | | | | ÷ | | : : :. | : | | | | :: | |
| | С | (01) | ••••• | : | | | | | | | | 17 | | | ŗ | : : :- | |
| | D | (02) | | | ••••• | | | | : | | | | | •••• | | ÷ | |
| | E | (03) | | :: | | | | ŀ | | | | | | •••••• | •.•• | i"i | |
| | F | (04) | | • | | | | | ÷. | | | ::: | •••• | | | | |

| Table 2. | CG | ROM | Character | Pattern | (| ROM | version | -02 |) |
|----------|------------|-------|-------------|---------------|---|--------|---------|-----|---|
| Tubio L. | v u | 11014 | onul do cor | 1 4 4 4 4 1 1 | • | 110111 | 1010101 | | · |



(1-6) Character Generator RAM (CG RAM)

The character generator RAM (CG RAM) can store any kind of character pattern in 5 x 7 dots written by the user program to display user's original character pattern and icon data. The CG RAM can store 4 kind of character in 5 x 7 dots mode or 2 kind of character in 5 x 7 dots mode and icon data.

To display user's original character pattern stored in the CG RAM, the address data $(00)_{\rm H}$ - $(03)_{\rm H}$ should be written to the DD RAM as shown in Table 2.

Table 3. show the correspondence among the character pattern, CG RAM address and Data.

Table 3. Correspondence of CG RAM address, DD RAM character code

and CG RAM character pattern(5 x 7 dots).

| Observation On Is | 00 | Observation | 1 |
|-------------------|--|--|---|
| Character Code | CG | Character Pattern | |
| (DD RAM Data) | RAM Address | (CG RAM Data) | |
| 76543210 | 43 210 | 43210 | |
| <→ Upper Lower | <→ Upper Lower | l≪— —→ Upper Lower | |
| bit bit | bit bit | bit bit | |
| 0000**00 | $\begin{smallmatrix} & 0 & 0 & 0 \\ & 0 & 0 & 1 \\ & 0 & 1 & 0 \\ & 0 & 1 & 1 \\ 0 & 0 & 1 & 1 \\ & 1 & 0 & 0 \\ & 1 & 0 & 1 \\ & 1 & 1 & 0 \\ & 1 & 1 & 1 \\ \end{smallmatrix}$ | $\begin{array}{cccccccccccccccccccccccccccccccccccc$ | Character Pattern Example(1) ←Cursor Position |
| 0000**01 | $\begin{smallmatrix} & 0 & 0 & 0 \\ & 0 & 0 & 1 \\ & 0 & 1 & 0 \\ 0 & 1 & 1 & 0 & 0 \\ & 1 & 0 & 1 \\ & 1 & 1 & 0 \\ & 1 & 1 & 1 \\ & 1 & 1 & 1 \\ \end{smallmatrix}$ | $\begin{array}{cccccccccccccccccccccccccccccccccccc$ | Character Patterr Example(2) ←Cursor Position |
| | $\begin{smallmatrix} 0 & 0 & 0 \\ 0 & 0 & 1 \end{smallmatrix}$ | | |
| | | | |
| 0000**11 | 1 1 1 0 0 1 0 1 1 1 0 1 1 1 | | * : Don't Care |

Notes : 1. Character code bit 0, 1 correspond to the CG RAM address 3, 4(2bits:4 patterns).
2. CG RAM address 0 to 2 designates character pattern line position. The 8th line is the cursor position and the display is performed by logical OR with cursor. Therefore, in case of the cursor display, the 8th line should be "0". If there is "1" in the 8th line, the bit "1" is always displayed on the cursor position regardless of cursor existence.
3. Character patterns new restrict correspond to the CG RAM determined by the state of the cursor position regardless of cursor existence.

- 3. Character pattern row position correspond to the CG RAM data bits 0 to 4 are shown above.
- Shown above.
 4. CG RAM character patterns are selected when character code bits 4 to 7 are all "0" and it is addressed by character code bits 0 and 1. Therefore, the address (00)_H, (04)_H, (08)_H and (0C)_H select the same character pattern as shown in Table 2.
 5. "1" for CG RAM data corresponds to display On and "0" to display Off.
 6. CG RAM address (14)_H to (1F)_H are using for both of character pattern memory and




(1-7) Icon Display Function

The NJU6469 can display not only 5 x 7 bits character pattern but also maximum 60 icons.

The icon can be displayed by writing bit "1" to each data bit 0 to 4 in the address $(14)_{\rm H} \sim (1F)_{\rm H}$ of CG RAM.

The fixed character display code is not affected except CG RAM writing and display ON/OFF instruction.

The relation between CG RAM address and icon display position on the LCD is fixed even if the display shift is executed. The relation is shown below:



NOTE) The 1F₄ corresponds bit 4 of $(1F)_{H}$ in CG RAM.

< CG RAM vs. SEG terminal

| foi | r icon di | isplay > |
|---------|-----------|----------|
| CG RAM | data | SEG |
| address | 43210 | terminal |
| 14 | 00110 | 56~60 |
| 15 | 11100 | 51~55 |
| 16 | | 46~50 |
| 17 | | 41~45 |
| 18 | | 36~40 |
| 19 | | 31~35 |
| 1A | | 26~30 |
| 1B | | 21~25 |
| 1C | 00100 | 16~20 |
| 1D | 00000 | 11~15 |
| 1E | 00100 | 6~10 |
| 1F | 00000 | 1~5 |

| Maximum | Character | Number | and | Lcon | Display | Number | in | CG | RAM |
|---------|-----------|--------|-----|------|---------|--------|----|----|-----|
| | | | | | | | | | |

| | Max. Chara Number | Note |
|----------|----------------------|---|
| No Use | 4 Chara. | · · · · · · · · · · · · · · · · · · · |
| 40 Icons | 3 Chara. | (03) _H ,(07) _H ,(0B) _H and (0F) _H can not use for Character Memory. |
| 60 Icons | 2 Chara. | $(02)_{\rm H}, (03)_{\rm H}, (06)_{\rm H}, (07)_{\rm H}, (0A)_{\rm H}, (0B)_{\rm H}, (0E)_{\rm H}$ and $(0F)_{\rm H}$ can not use for Character Memory. |

NOTE) When the icon display function using, the system should be initialized by the software initialization because of the CG RAM does not initialize except the software initialization.

New Japan Radio Co., Ltd.



(1-8) Timing Generator

The timing generator generates a timing signals for the DD RAM, CG RAM, CG ROM and other internal circuits operation.

RAM read timing for the display and internal operation timing for MPU access are separately generated, so that they may not interfere with each other.

Therefore, when the data write to the DD RAM for example, there will be no undesirable influence, such as flickering, in areas other than the display area.

(1-9) LCD Driver Circuits

LCD driver circuits consist of 17-common driver and 60-segment driver.

When the line number is selected by a program, the required common drivers output the common driving waveform and the other common drivers output non-selection waveform automatically.

The 60 bits of character pattern data are shifted in the shift-register and latched when the 60 bits shift performed completely. This latched data controls display driver to output LCD driving waveform.

(1-10) Cursor Blinking Control Circuit

This circuits controls cursor On/Off and the cursor position character blinks.

The cursor or blinks appear in the digit residing at the DD RAM address set in the address counter (AC).

When the address counter is $(08)_{H}$, a cursor position is shown as follows:

| | AC ₆ | AC5 | AC₄ | AC3 | AC2 | AC1 | ACo | | | | | | |
|-------------------|-----------------|-----|-----|-----|-----|-----|-----|----|-----------|------|------|-------|-----------------------------------|
| (AC) | 0 | 0 | 0 | 1 | 0 | 0 | 0 | | | | | | |
| | 1 | 2 | 3 | 4 | 5 | 6 | 7 | 8 | 9 | 10 | 11 | 12 | ← Display position |
| 1-line Display | 00 | 01 | 02 | 03 | 04 | 05 | 06 | 07 | <u>08</u> | 09 | 0A | 08 | ← DD RAM address (Hexadecimal) |
| | R | | | | - | | | | 1 | Curs | or p | ositi | on |
| | 1 | 2 | 3 | 4 | 5 | 6 | 7 | 8 | 9 | 10 | 11 | 12 | ← Display position |
| 2-line | 00 | 01 | 02 | 03 | 04 | 05 | 06 | 07 | <u>08</u> | 09 | 0A | OB | DD RAM address ← (Hexadecimal) |
| Display | 40 | 41 | 42 | 43 | 44 | 45 | 46 | 47 | 48 | 49 | 4A | 4B | |
| | | | | | | | | | 1 | Curs | or p | ositi | on |

(Note) The cursor or blinks also appear when the address counter (AC) selects the CG RAM. But the displayed cursor and blink are meaningless.

New Japan Radio Co.,Ltd.

If the AC storing the CG RAM address data, the cursor and blink are displayed in the meaningless position.




(2) Power on Initialization by internal circuits

(2-1) Initialization By Internal Reset Circuits

The NJU6469 is automatically initialized by internal power on initialization circuits when the power is turned on. In the internal power on initialization, following instructions are executed. During the Internal power on initialization, the busy flag (BF) is "1" and this status is kept 10 ms after V_{DD} rises to 2.4V.

.

Initialization flow is shown below:




| NOTE If the condition of power supply rise time described in the Elec- trical Characteristics is not sa- tisfied, the internal Power On Initialization Circuits will not operated and initialization will not performed. In this case the initialization |
|--|
| not performed. In this case the initialization by MPU software is required. |
| |




(2-2) Initialization By Hardware

The NJU6469 incorporates RESET terminal to initialize the all system. When the "L" level input over 1.2ms to the RESET terminal, reset sequence is executed. In this time, busy signal output during 10ms after RESET terminal goes to "H".

• Reset Circuit



• Timing Chart



(3) Instructions

The NJU6469 incorporates two registers, an Instruction Register (IR) and a Data Register (DR).

These two registers store control information temporarily to allow interface between NJU6469 and MPU or peripheral ICs operating different cycles. The operation of NJU6469 is determined by this control signal from MPU. The control information includes register selection signals (RS), read/write signals (R/W) and data bus signals (DB₀ to DB₇).

Table 4. shows each instruction and its operating time.

Note 1) The execution time mentioned in Table 4. based on fcp or fosc=80kHz.

If the oscillation frequency is changed, the execution time is also changed.

Note 2) When the reset function is executed, 24-character 1-line is selected.

| Table 4. | UNIX | | 11100 | i uv | tion | <u> </u> | | | | | | |
|--------------------------------|------|-----|----------|--------|----------|----------|------------|------|--------|--------|--|--------------|
| INSTRUCTIONS | RS | R/W | C DB7 | | 0 DB5 | D DB₄ | E DB3 | DB2 | DB1 | DBo | DESCRIPTION | EXEC TIME |
| Maker Testing | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | All "O" code is using for maker testing. | |
| Clear Display | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | Display clear and sets DD RAM address 0 in AC. | 1.63ms |
| Return Home | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | * | Sets DD RAM address 0 in AC and returns display being shifted to original position. DD RAM contents remain unchanged | 125us |
| Entry Mode Set | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | I/D | S | Sets cursor move direction and specifies shift of display are performed in data read/write. I/D=1:Increment, I/D=0:Decrement S=1:Accompanies display shift | 125us |
| Display On/Off Control | 0 | 0 | 0 | 0 | 0 | 0 | 1 | D | C | В | Sets of display On/Off(D), cursor On/Off(C) and blink of cursor position character(B). | 125us |
| Cursor or Display Shift | 0 | 0 | 0 | 0 | 0 | 1 | S/C | R/L | * | * | Moves cursor and shifts display without changing DD RAM contents S/C=1 : Display shift S/C=0 : Cursor shift R/L=1 : Shift to the right R/L=0 : Shift to the left | 188us |
| Function Set | 0 | 0 | 0 | 0 | 1 | DL | . N | * | * | * | Sets interface data length(DL), number of display lines(N) and display character number. Character font is fixed 5 X 7. DL=1 : 8 bits , DL=0 : 4 bits N=1 : 2-line , N=0 : 1-line | 125us |
| Set CG or DD RAM | 0 | 0 | 1 | ← 1 | | | ADD | Aca | - | > > | Sets DD or CG RAM address. After this instruction, the data is transferred to/from DD OR CG RAM. | 125us |
| Address Read Busy Flag | 0 | 1 | BF | ا ب | | ad D | ata (| | | | Reads busy flag and AC contents. | Ous |
| & Address | 0 | 1 | | | * | | · (| _~~~ | | | BF=1 : Internally operating BF=0 : Can accept instruction | |
| Write Data to | 1 | . 0 | | | | te D | | | | | Writes data into DD or CG RAMs. | 125us |
| CG or DD RAM | 1 | 0 | * | * | * | | (| | | | - | |
| Read Data from | 1 | 1 | ~ | | Rea | ad D | ata(| DD F | RAM) · | > | Reads data from DD or CG RAMs. | 188us |
| CG or DD RAM | 1 | 1 | * | * | * | + | (| CG F | RAM) · | _→ | | |
| Explanation of Abbreviation | Acc | : (| G RA | M ac | ldres | ss . | Ann | : DC |) RAN | l addr | racter generator RAM ess, Corresponds to cursor address and CG RAMs | |

Table 4. Table of Instructions

-New Japan Radio Co.,Ltd.-

JRC

(3-1) Description of each instructions

(a) Maker Testing

| | RS | R/W | DB7 | DB6 | DBs | DB₄ | DB₃ | DB2 | DB1 | DBo |
|------|----|-----|-----|-----|-----|-----|-----|-----|-----|-----|
| Code | 0 | 0 | 0 | 0 | 0 | .0 | 0 | 0 | 0 | 0 |

All "O" code in 4-bit length is using for device testing mode (only for maker). Therefore, please avoid all "O" input or no meaning Enable signal input at data "O". (Especially please pay attention the output condition of Enable signal when the power turns on.)

(b) Clear Display

| | | | | | | | DB₃ | | DB 1 | DBo |
|------|---|---|---|---|---|---|-----|---|------|-----|
| Code | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 |

Clear display instruction is executed when the code "1" is written into DBo.

When this instruction is executed, the space code (20)_H is written into every DD RAM address, the DD RAM address 0 is set into the address counter and entry mode is set increment. If the cursor or blink are displayed, they are returned to the left end of the LCD (the left end of the 1st line in the 2-line display mode).

The S of entry mode does not change.

Note: The character pattern for character code (20)_H must be blank code in the user-defined character pattern(Custom font).

(c) Return Home

| | RS | R/W | | | | | DB₃ | | | | |
|------|----|-----|---|---|---|---|-----|---|---|---|-----------------------|
| Code | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | * | * = Don't care |

Return home instruction is executed when the code "1" is written into DB₁. When this instruction is executed, the DD RAM address 0 is set into the address counter. Display is returned its original position if shifted, the cursor or blink are returned to the left end of the LCD (the left end of the 1st line in the 2-line display mode) if the cursor or blink are on the display.

The DD RAM contents do not change.



(d) Entry Mode Set

JRC

| | RS | R/W | DB7 | DB6 | DB5 | DB₄ | DB3 | DB2 | DB 1 | DBo | |
|------|----|-----|-----|-----|-----|-----|-----|-----|------|-----|--|
| Code | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 1/D | S | |

Entry mode set instruction which sets the cursor moving direction and display shift On/Off, is executed when the code "1" is written into DB_2 and the codes of (1/D) and (S) are written into $DB_1(1/D)$ and $DB_0(S)$, as shown below.

(I/D) sets the address increment or decrement, and the (S) sets the entire display shift in the DD RAM writing.

| I/D | Function |
|-----|--|
| 1 | Address increment: The address of the DD RAM or CG RAM increment (+1) whe the read/write, and the cursor or blink move to the right. |
| 0 | Address decrement: The address of the DD RAM or CG RAM decrement (-1) whe the read/write, and the cursor or blink move to the left. |

| S | Function |
|---|---|
| 1 | Entire display shift. The shift direction is determined by I/D.: shift to the left at I/D=1 and shift to the right at the I/D=0. The shift is operated only for the charac- ter, so that it looks as if the cursor stands still and the display moves. The display does not shift when reading from the DD RAM and writing/reading into/from CG RAM. |
| 0 | The display does not shifting. |

5



(e) Display On/Off Control


| | RS | R/₩ | DB7 | DBe | DB₅ | DB₄ | DB₃ | DB2 | DB 1 | DBo | |
|------|----|-----|-----|-----|-----|-----|-----|-----|------|-----|--|
| Code | 0 | 0 | 0 | 0 | 0 | 0 | 1 | D | C | В | |

Display On/Off control instruction which controls the whole display On/Off, the cursor On/ Off and the cursor position character blink, is executed when the code "1" is written into DB₃ and the codes of (D), (C) and (B) are written into DB₂(D), DB₁(C) and DB₀(B), as shown below.

| D | Function |
|---|---|
| 1 | Display On. |
| 0 | Display Off. In this mode, the display data remains in the DD RAM so that it is retrieved immediately on the display when the D change to 1. |


| C | | Functi | o n |
|---|-------------|------------------------------|----------------------------------|
| 1 | Cursor On | The cursor is displayed by 5 | o dots on the 8th line. |
| 0 | Cursor Off. | Even if the display data wri | te, the I/D etc does not change. |

| В | Function |
|---|---|
| 1 | The cursor position character is blinking. Blinking rate is 540ms at fosc=80kHz. The cursor and the blink can be displayed simultaneously. |
| 0 | The character does not blink. |



Character Font 5 x 7 dots

(1) Cursor display example



Alternating display

(2) Blink display example

-----New Japan Radio Co.,Ltd.

(f) Cursor/Display Shift

| | RS | R/W | | - | - | | DB₃ | | | | |
|------|----|-----|---|---|---|---|-----|-----|---|---|-----------------------|
| Code | 0 | 0 | 0 | 0 | 0 | 1 | S/C | R/L | * | * | * = Don't care |

The Cursor/Display shift instruction shifts the cursor position or display to the right or left without writing or reading display data. This function is used to correct or search the display. In the 2-line display, the cursor moves to the 2nd line when it passes the 12th digit of the 1st line. Notice that the 1st and 2nd line displays will shift at the same time. When the displayed data is shifted repeatedly, each line moves only horizontally.

The 2nd line display does not shift into the 1st line position.

The contents of address counter(AC) does not change by operation of the display shift only. This instruction is executed when the code "1" is written into DB₄ and the codes of (S/C) and (R/L) are written into DB₃(S/C) and DB₂(R/L), as shown below.

| S/C | R/L | Function |
|-------------|------------------|--|
| 0 0 1 | 0 1 0 1 | Shifts the cursor position to the left ((AC) is decremented by 1) Shifts the cursor position to the right ((AC) is incremented by 1) Shifts the entire display to the left and the cursor follows it. Shifts the entire display to the right and the cursor follows it. |

(g) Function Set

| | | | | DB6 | | | | | | | |
|------|---|---|---|-----|---|----|---|---|---|---|-----------------------|
| Code | 0 | 0 | 0 | 0 | 1 | DL | N | * | * | * | * = Don't care |

Function set instruction which sets the interface data length and number of display lines, is executed when the code "1" is written into DB_5 and the codes of (DL) and (N) are written into $DB_4(DL)$ and $DB_3(N)$, as shown below (character font is fixed 5 x 7 dots).


(DL) sets the interface data length and (N) sets the number of display lines either the 1-line or 2-line.

NOTE This function set instruction must be performed at the head of the program prior to all other existing instructions(except Busy flag/Address read). This function set instruction can not be executed afterwards unless the interface data length change.

| DL | Function |
|----|--|
| 1 | Set the interface data length to 8 bits (DB7 to DB0) |
| 0 | Set the interface data length to 4 bits $(DB_7 \text{ to } DB_4)$ The data must be sent or received twice in this mode. |

| N | Display lines | Display Digit |
|---|---------------|---------------|
| 0 | 1-line | 24 Character |
| 1 | 2-line | 12 Character |

(h) Set CG RAM Address



Set CG RAM address set instruction is executed when the code "1" is written into DB_6 and the address is written into DB_4 to DB_0 as shown above.

The address data mentioned by binary code " AAAAA " is written into the address counter (AC) together with the CG RAM addressing condition. After this instruction execution, the data writing/reading is performed into/from the CG RAM.

(i) Set DD RAM Address

| | RS | R/W | DB7 | DB_6 | DB5 | DB₄ | DB3 | DB2 | DB 1 | DBo |
|------|----|-----|-------|---------|--------|-----|-----|-----|------|-----|
| Code | 0 | 0 | 1 | A | A | A | A | A | A | A |
| | | | Lower | r ordei | r bit→ | | | | | |

Set DD RAM address instruction is executed when the code "1" is written into DB₇ and the address is written into DB₆ to DB₀ as shown above.

The address data mentioned by binary code " AAAAAAA " is written into the address counter (AC) together with the DD RAM addressing condition. After this instruction execution, the data writing/reading is performed into/from the DD RAM.

Note : In case of the 1-line display(N=0), the address data is $(00)_{H}$ to $(17)_{H}$.

And the 2-line display(N=1), the <code>FAAAAAAAA1</code> is (OO)_H to (OB)_H for the 1st line and $(40)_H$ to $(4B)_H$ for the 2nd line.

(j) Read Busy Flag & Address

| | RS | R/W | DB7 | DB6 | DBs | DB₄ | DB3 | DB2 | DB 1 | DB_{o} | _ |
|------|----|-------|---------|--------|-----|-----|-----|-----|------|----------|---|
| Code | 0 | 1 | BF | A | A | A | A | A | A | A | |
| | | Lower | r ordei | r bit→ | - | | | | | | |

This instruction reads out the internal status of the NJU6469. When this instruction is executed, the busy flag (BF) which indicate internal operation is read out from DB₇ and the address counter (AC) contents equal to the address of the CG RAM or DD RAM is read out from DB₆ to DB₀ (the address for the CG RAM or DD RAM is determined by the previous instruction).

(BF)="1" indicates that internal operation is in progress. The next instruction is inhibited when (BF)="1". Check the (BF) status before the next write operation.



(k) Write Data to CG RAM or DD RAM

• Write Data to DD RAM

| | RS | ••• | | | DB5 | | | | | | - |
|------|----|------|--------|--------|-----|---|---|---|---|---|---|
| Code | 1 | 0 | D | D | D | D | D | D | D | D | |
| 1 | | Lowe | r orde | r bit→ | • | | | | | | |

Write Data to DD RAM instruction is executed when the code "1" is written into (RS) and code "0" is written into (R/W).

By the execution of this instruction, the binary 8 bit data "DDDDDDDD " are written into the DD RAM. The selection of the DD RAM is determined by the previous instruction (DD RAM must be selected before). After this instruction execution, the address increment(+1) or decrement (-1) is performed automatically according to the entry mode set. And the display shift is also executed according to the previous entry mode set.

• Write Data to CG RAM

| | RS | R/W | DB7 | DB6 | DB5 | DB₄ | DB₃ | DB2 | DB 1 | DBo | - |
|------|----|-----|-----|-----|-----|-------------|---------------|-----|------|-------------------|-----------------------|
| Code | 1 | 0 | * | * | * | D | D | D | D | D | * = Don't care |
| | | | | | | ←Hig ord | her er bit | | | Lower→ order b | bit |

Write Data to CG RAM instruction is executed when the code "1" is written into (RS) and code "0" is written into (R/W).

By the execution of this instruction, the binary 5 bit data "DDDDD" are written into the CG RAM. The selection of the CG RAM is determined by the previous instruction (CG RAM must be selected before). After this instruction execution, the address increment(+1) or decrement (-1) is performed automatically according to the entry mode set. And the display shift is also executed according to the previous entry mode set.

(1) Read Data from CG RAM or DD RAM

• Read Data from DD RAM

| | RS | R/₩ | DB7 | DB6 | DB5 | DBA | DB₃ | DB2 | DB 1 | DBo | - |
|------|----|-----|------|--------|--------|-----|-----|------|--------|--------|---|
| Code | 1 | 1 | D . | D | D | D | D | D | D | D | |
| | | | ←Hig | ner or | der bi | t | | Lowe | r orde | r bit→ | • |

Read Data from DD RAM instruction is executed when the code "1" is written into (RS) and (R/W).

By the execution of this instruction, the binary 8 bit data "DDDDDDDD " are read out from the DD RAM.

Read Data from CG RAM

| | RS | R/₩ | DB 7 | DB6 | DBs | DB₄ | DB3 | DB2 | DB 1 | DBo | |
|------|----|-----|------|-----|-----|-------------|---------------|-----|------|-----------------|------------------------|
| Code | 1 | 1 | * | * | * | D | D | D | D | D | * = Don't care |
| • | | | | | | ←Hig ord | her er bit | | | Lower- order | > bit |

Read Data from CG RAM instruction is executed when the code "1" is written into (RS) and (R/W).

By the execution of this instruction, the binary 5 bit data "DDDDD" are read out from the CG RAM.

The CG RAM or DD RAM is determined by previous instruction.

Before executing this instruction, either the CG RAM address set or DD RAM address set must be executed, otherwise the first read out data are invalidated.

When this instruction is serially executed, the next address data is normally read from the second read.

The address set instruction is not required if the cursor shift instruction is executed just beforehand (only DD RAM reading).

The cursor shift instruction has same function as the DD RAM address set, so that after reading the DD RAM, the address increment or decrement is executed automatically according to the entry mode.

But display shift does not occur regardless of the entry mode.

Note: The address counter(AC) is automatically incremented or decremented by 1 after write instruction to either of the CG RAM or DD RAM. Even if the read instruction is executed after this instruction, the addressed data can not be read out correctly. For a correct data read out, either the address set instruction or cursor shift instruction (only with DD RAM) must be implemented just before this instruction or from the second time read out instruction execution if the read out instruction is executed 2 times consecutively.

New Japan Radio Co., Ltd.



(3-2) Initialization using the internal reset circuits

(a) 24-character 1-line display in 8-bit operation (Using internal reset circuits).

At the 24-character 1-line display, the Function set, Display On/Off Control and Entry Set Instruction must be executed before the data input, as shown below.

The DD RAM of the NJU6469 can store up to 24 characters, as explained before, therefore the advertising moving display is available when combined with the display shift operation.

Since the display shift operation changes only display position and the DD RAM contents remain unchanged, display data which are entered first can be output when the return home operation is performed.

| Power On | | | | | | | | | | Initialized. No display appears. |
|---|-----------------|-------|-----|-----|-----|-----|-----|-----|---------------------------------|--|
| Ļ | RS | R/W | DB7 | DB6 | D85 | DB₄ | DB3 | DB2 | DB ₁ DB ₂ | , Set the 8-bit operation, |
| Function Set | 0 | 0 | 0 | 0 | 1 | 1 | 0 | * | * * | 24-character 1-line dis- |
| Ļ | | | | | | | | | | |
| Disp.On/Off Cont | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 1 | 1 0 | Turns on display and cur- sor. Entire display is in |
| ļ | L | | | | | | | | | space mode set by the initialization. |
| Entry Mode Set | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 1 0 | Example for set address |
| | | | | | | | | | | right shift when the data write to the DD RAM or CG |
| Write data to the and set the Instru | DD/CC uction | G RAM | | | | | | | | RAM. |


5

(b) 24-character 1-line in 4-bit operation (Using internal reset circuits).

In the 4-bit operation, the function set must be performed by the user programming.

When the power is turned on, 8-bit operation is selected automatically, therefore the first input is performed under 8-bit operation. In this operation, full instruction can not input because of terminals DB_0 to DB_3 are no connection. Therefore, same instruction must be rewritten on the RS, R/W and DB_7 to DB_4 , as shown below. Since one operation is completed by the two accesses in the 4-bit operation mode, rewrite is required to set the instruction code in full.

24-character 1-line in 4-bit operation is shown as follows:




JRC

(c) 12-character 2-line in 8-bit operation (Using internal reset circuits).

In the 2-line display, the cursor moves automatically from the 1st to the 2nd line after the 12th character of the first line has been written. Therefore, if the display character is only 8 characters in the 1st line, the DD RAM address must be set by the user programing to change the cursor position to the 2nd line.

The 1st and 2nd line displays will shift at the same time.

When the displayed data is shifted repeatedly, each line moves only horizontally. The 2nd line display does not shift into the 1st line position.



5



(3-3) Initialization by instruction


If the power supply conditions for the correct operation of the internal reset circuits are not met, the NJU6469 must be initialized by the instruction.

(a) Initialization by Instruction in 8-bit interface length.

| | | Initialized. |
|---|---|---|
| Power On | | No display appears. |
| + | | |
| Wait more than 15m after VDD rises to | 52.4V | |
| ↓ | RS R/W DB7 DB6 DB5 DB4 DB3 DB2 DB1 DB0 | Function Set |
| Function Set | 0 0 0 0 1 1 * * * * | (8-bit interface length) |
| Ļ | | |
| Wait more than 4.1 | ms | |
| + | $RS R/W DB_7 DB_6 DB_5 DB_4 DB_3 DB_2 DB_1 DB_0$ | Function Set |
| Function Set | 0 0 0 0 1 1 * * * * | (8-bit interface length) |
| ţ | | |
| Wait more than 250 | lus | |
| ţ | $\begin{array}{cccccccccccccccccccccccccccccccccccc$ | Function Set (8-bit interface length) |
| Function Set | 0 0 0 0 1 1 * * * * | |
| | RS R/₩ DB7 DB6 DB5 DB4 DB3 DB2 DB1 DB0 | Busy Flag(BF) can not be checked before this step, but it can be checked after this step. After this step, busy flag(BF) check or longer waiting time than each instruction execution time is required. Set the 8-bit operation, |
| Function Set | 0 0 0 0 1 1 1 * * * | 12-character 2-line |
| + | RS R/W DB7 DB6 DB5 DB4 DB3 DB2 DB1 DB0 | display. |
| Display Off | 0 0 0 0 0 0 1 0 0 0 | |
| 1 | RS R/W DB7 DB6 DB5 DB4 $DB3$ DB2 DB1 DB0 | |
| Display Clear | 0 0 0 0 0 0 0 0 1 | |
| 4 | RS R/W DB7 DB6 DB5 DB4 DB3 DB2 DB1 DB0 | Example for set address |
| Entry Mode Set | 0 0 0 0 0 0 0 1 1 0 | increment and cursor right shift when the |
| Ļ | | data write to the DD RAM or CG RAM. |
| Write data to the and set the Instru | | |

New Japan Radio Co.,Ltd.





(b) Initialization by Instruction in 4-bit interface length



(4) LCD DISPLAY


(4-1) Power Supply for LCD Driving

NJU6469 incorporate voltage tripler to generate LCD driving high voltage and bleeder resistance. The voltage tripler generate about triple voltage from the V_{ci} input voltage (7.8V typ at lout=1mA and V_{ci}=3V) and bleeder resistance generate each LCD driving voltage. The bleeder resistance is set 1/5 bias suitable for 1/18 duty ratio and 1.0MΩ per resistance.

Furthermore, the bleeder resistance output the LCD Driving bias level through the voltage follower OP-AMP to get a enough display characteristics with low power consumption.

| Power supply | Duty Ratio | 1/18 |
|-----------------|------------|-------------------|
| SUPPIY | Bias | 1/5 |
| V L | CD | V_{DD} to V_5 |

LCD Driving Voltage vs Duty Ratio



Note) The circuit elements (resistors and transistor) should be designed, using the actual LCD panel.




(4-2) Relation between oscillation frequency and LCD frame frequency.

As the NJU6469 incorporate oscillation capacitor and resistance for CR oscillation, 80kHz oscillation is available without any external components.

The LCD frame frequency example mentioned below is based on 80 kHz oscillation. (1 clock = 12.5us)

1/18 duty



1 frame = $12.5(us) \times 60 \times 18 = 13.5(ms)$ Frame frequency = 1/13.5(ms) = 74.1(Hz)

5



(5) Interface with MPU


NJU6469 can be interfaced with both of 4/8-bit MPU and the two-time 4-bit or one-time 8bit data transfer is available.

(5-1) 4-bit MPU interface


When the interface length is 4-bit, the data transfer is performed by 4 lines connected to DB_4 to DB_7 (DB_0 to DB_3 are not used). The data transfer with the MPU is completed by the two-time 4-bit data transfer.

The data transfer is executed in the sequence of upper 4-bit (the data DB₄ to DB₇ at 8-bit length) and lower 4-bit (the data DB₀ to DB₃ at 8-bit length).

The busy flag check must be executed after two-time 4bit data transfer (1 instruction execution). In this case the data of busy flag and address counter are also output twice.



New Japan Radio Co., Ltd.



DB, <u>Data ////</u>Busy /////Busy Busy Busy Busy Busy Flag Writing Instruction into Busy Flag Busy Flag Instruction Register(IR) Check Check Check

Writing Instruction into Instruction Register(IR)

■ ABSOLUTE MAXIMUM RATINGS

(Ta=25℃)

| PARAMETER | SYMBOL | RATINGS | UNIT |
|-----------------------|--------|-------------------------|------|
| Supply Voltage (1) | VDD | $-0.3 \sim +7.0$ | ٧ |
| Input Voltage | VIN | $-0.3 \sim V_{DD}$ +0.3 | ٧ |
| Operating Temperature | Topr | - 30 ~ + 80 | °C |
| Storage Temperature | Tstg | - 55 ~ + 125 | °C |

Note 1) If the LSI are used on condition above the absolute maximum ratings, the LSI may be destrayed. Using the LSI within electrical characteristics is strongly recomended for normal operation. Use beyond the electric characteristics conditions will cause malfunction and poor reliability.

Note 2) Decoupling capacitor should be connected between V_{ci} and V_s, due to the stabilized operation for the Voltage Tripler (Doubler).

Note 3) All voltage values are specified as $V_{ss} = 0V$

Note 4) The relation : $V_{DD} \ge V_{C1} > V_{SS}$, $V_{DD} > V_{SS} \ge V_{50UT}$, $V_{SS}=0V$ must be maintained.

Turn on V_{DD} and V_{ci} at same time or turn on V_{DD} first then turn on V_{ci} must be required. If the turn on sequence does not meet above conditions, latch up will occur.

ELECTRICAL CHARACTERISTICS

($V_{DD}=2.4\sim3.3V$, Ta=-20 ~ +75°C)

| PARA | METER | SYMBOL | CONDITIONS | MIN | TYP | MAX | UNIT | NOTE |
|-----------|----------------|-----------------|--|--------------------------|-------|---------------------------|------|------|
| Operating | Voltage | VDD | | 2.4 | 3.0 | 3.3 | ٧ | |
| | | V _{IH} | | $0.8V_{DD}$ | | Vdd | v | 4 |
| Input Vol | tage | VIL | | | | 0.2V _{DD} | Y | 4 |
| 0 1 1 1 | 1. | Vон | -1 _{он} =0.205mA | 2.0 | | | v | 5 |
| Output Vo | ltage | Vol | 1 ₀₁ =1.6mA | | | 0.5 | V | J |
| Input Lea | kage Current | LI | $V_{IN}=0 \sim V_{DD}$ | - 1 | | 1 | uA | 6 |
| Pull-up P | Resist Current | - P | V _{DD} =3V,RS,R/W,DB Terminals | 10 | 25 | 50 | | |
| | Output Volt. | Vup | V _{c1} =3V, I _{OUT} =1mA, Ta=25℃ | - 4.6 | - 4.8 | | ٧ | |
| Voltage | Input Volt. | Vci | | 1.8 | | VDD | ٧ | |
| Tripler | Volt. Effiec | Vef | R _L =∞ | 95.0 | 99.9 | | % | |
| Bleeder r | resistance | Rв | V _{DD} -V ₅ =3V | | 1 | | MΩ | |
| Oscillati | on Frequency | fosc | V _{DD} =3V, Ta=25℃ | 56 | 80 | 104 | kHz | |
| LCD Drivi | ng Voltage | VLCD | V50UT Terminal, VDD=3V | V _{DD} - 3.0 | | V _{DD} - 10.0 | V | 9 |

Version A/B


| PARAMETER | SYMBOL | CONDITIONS | MIN | TYP | MAX | UNIT | NOTE |
|------------------------|-------------------|---|-----|-----|-----|------|------|
| Driver On-resist.(COM) | R _{COM1} | ±ld=5uA(All com.term.) | | | 20 | kΩ | 8 |
| Driver On-resist.(SEG) | Rsegi | ±ld=5uA(All seg.term.) | | | 30 | K 52 | |
| Operating Current | DD | V _{DD} =3V, fosc=Internal freq | | 100 | 200 | uA | 7 |
| V5 terminal Current | 15 | V _{DD} =V _{ci} =3V | | | 100 | uA | 7 |


Version L/M


| | | | | | | 1 | |
|------------------------|-------------------|--------------------------------------|-----|-----|-----|------|------|
| PARAMETER | SYMBOL | CONDITIONS | MIN | TYP | MAX | UNIT | NOTE |
| Driver On-resist.(COM) | R _{COM1} | ±ld=10uA(All com.term.) | | | 20 | kΩ | 8 |
| Driver On-resist.(SEG) | Rsegi | ±ld=10uA(All seg.term.) | | | 30 | K77 | 0 |
| Operating Current | DD | Vpd=3V, fosc=Internal freq | | | 250 | uA | 7 |
| V5 terminal Current | 15 | V _{DD} =V _{ci} =3V | | | 170 | uA | 7 |



Note 5) Input/Output structure except LCD driver are shown below:








- Note 6) Apply to the Output and Input/Output Terminal.
- Note 7) Except pull-up resistance current and output driver current.
- Note 8) Except Input/output current but incruding the current flow on bleeder resistance. If the input level is medium, current consumption will increase due to the penetration current. Therefore, the input level must be fixed to "H" or "L".

Operating Current and V5 Terminal Current Measurement Circuit





Note 9) R_{COM} and R_{SEG} are the resistance values between power supply terminals (V_{DD}, V_{50UT}) and each common terminal(COM₁ to COM₁₆/COMMK), and supply voltage (V_{DD}, V_{50UT}) and each segment terminal(SEG₁ to SEG₆₀) respectively, and measured when the current ld is flown on every common and segment terminals at a same time.


JRC


Note 10) Apply to the output voltage from each COM and SEG are less than ±0.15V against the LCD driving constant voltage (V_DD, V_SOUT) at no load condition.

Voltage Tripler Measurement Circuit










5

• Bus timing characteristics (V_{DD} = 2.4~3.3V, V_{SS} = 0V, Ta = -20 ~ +75°C)

Write operation (Write from MPU to NJU6469)

| PARAMET | ER | SYMBOL | MEN | MAX | CONDITION | UNIT |
|---------------------|--------------|-----------------|-----|-----|-----------|------|
| Enable Cycle Time | | torce | 1 | | | us |
| Enable Pulse Width | "High" level | РWен | 400 | | | |
| Enable Rise Time, F | all Time | ter, ter | | 20 | | |
| Set up Time | RS, R/W, E | t _{As} | 40 | | fig.1 | ns |
| Address Hold Time | ~ | t _{АН} | 10 | | | |
| Data Set up Time | | tosw | 60 | | | |
| Data Hold Time | | tн | 10 | | | |

Timing Characteristics (Write operation)





-New Japan Radio Co.,Ltd.


5

Read operation (Read from NJU6469 to MPU)

| PARAMETER | SYMBOL | MIN | MAX | CONDITION | UNIT |
|-----------------------------|---------------------|-----|-----|-----------|------|
| Enable Cycle Time | toyce | 1 | | | us |
| Enable Pulse Width "High" | level PWEH | 600 | ~ | | |
| Enable Rise Time, Fall Time | ter, ter | | 20 | | |
| Set up Time RS, R/W | , E t _{As} | 40 | | fig.2 | ns |
| Address Hold Time | tah | 10 | | | |
| Data Delay Time | todr | | 600 | | |
| Data Hold Time | tdhr | 20 | | | |

Load of DB₀ to DB₇: $C_L=100\,\mu$ F

Timing Characteristics (Read operation)








• The Input Condition when using the Hardware Reset Circuit

Input Timing




| PARAMETER | SYMBOL | CONDITION | MIN | MAX | UNIT |
|-----------------------------|--------|------------|-----|-----|------|
| Reset Input "L" Level Width | trsl | fosc=80kHz | 1.2 | - | ms |

• Power Supply Condition when using the internal initialization circuit(Ta=-20 \sim +75°C)

| PARAMETER | SYMBOL | CONDITION | MIN | MAX | UNIT |
|------------------------|--------|-----------|-----|-----|------|
| Power Supply Rise Time | trDD | | 0.1 | 5 | ms |
| Power Supply OFF Time | toff | | 1 | | |


Since the internal initialization circuits will not operate normally unless the above conditions are met, in such a case initialize by instruction. (Refer to initialization by the instruction)



 $t_{\mbox{\scriptsize off}}$ specifies the power off time in a short period off or cyclical on/off.

LCD DRIVING WAVE FORM

JRC




1/18 Duty Driving

5




APPLICATION CIRCUITS (1)

(1)-1 24-character 1-line with Icon Display Example



(1)-2 12-character 2-line with Icon Display Example






5

NJU6469

APPLICATION CIRCUITS (2)



8 bit MPU interface example (LCD driving voltage is generated by NJU6469)

Z80(B) is trade mark of Zilog Inc.

MEMO

[CAUTION] The specifications on this databook are only given for information , without any guarantee as regards either mistakes or omissions. The application circuits in this databook are described only to show representative usages of the product and not intended for the guarantee or permission of any right including the industrial rights.