

12-CHARACTER 4-LINE DOT MATRIX LCD CONTROLLER DRIVER

GENERAL DESCRIPTION

The NJU6465 is a Dot Matrix LCD controller driver for 12-character 4-line with icon display in single chip.

It contains voltage converter and regulator, bleeder resistance, CR oscillator, microprocessor interface circuits, instruction decoder controller, character generator ROM/RAM, high voltage operation common and segment drivers.

The voltage converter generates high voltage(about 8V) from the supply voltage(3V) and it is regulated by the regulator. The bias level of LCD driving voltage is generated of high value of bleeder resistance and the buffer amplifire convert its impedance. The 16th grav scale contrast control function is incorporated for its adjustment. Therefore, simple power supply circuit and easy contrast adjustment are available.

The complete CR oscillator is incorporated, therefore no external components for oscillation circuit are required.

The microprocessor interface circuits which operate by 1MHz, can be selected serial, 4 or 8 bit interface.

The character generator ROM consists of 10.080 bits stores 252 kinds of character Font. Each 160 bits CG RAM and Icon display RAM can stores 4 kinds of special character displayed on the dot matrix display area or 152 kind of Icon on the Icon display area.

The 37-common (32 for character, 4 for icon and 1 for static) and 63-segment (60 for character, 2 for icon and 1 for static) drivers operated up to 13.5V drives 12-character 4-line with 128 Icon and static segment LCD display.

FEATURES

- ۲ 12-character 4-line Dot Matrix LCD Controller Driver
- Maximum 128 Icon Display
- Serial, 4 or 8 Bit parallel Direct Interface with Microprocessor
- Display Data RAM - 48 x 8 bits : Maximum 12-character 4-line Display
- Character Generator ROM 10,080 bits : 252 Characters for 5 x 7 Dots
- Character Generator RAM 32 x 5 bits : 4 Patterns(5 x 7 Dots)

```
- 32 x 5 bits : Maximum 128 lcon
Icon Display RAM
```

- High Voltage LCD Driver : 37-common / 63-segment •
- - Duty and Bias Ratio : 1/36 duty and 1/7 bias
- Useful Instruction Set : Clear Display, Return Home, Display ON/OFF Cont, Cursor ON/OFF Cont, Display Blink, Cursor Shift, Character Shift
 - Common and Segment driver Location order Select Function (Mode A/Mode B)
- Power On Initialization / Hardware Reset
- Voltage Converter and Bleeder Resistance on-chip •
- Voltage regulator on-chip
- Software contrast control
- Oscillation Circuit on-chip
- Low Power Consumption
- Operating Voltage 2.4 to 3.6 V (Except LCD Driving Voltage) Bumped Chip / TCP
- Package Outline
- C-MOS Technology

PACKAGE OUTLINE




NJU6465CH



NJU6465

PAD LOCATION



5

UNIT : um

■ PAD COORDINATES

JRC

CHIP SIZE 11.22mm x 2.5mm (CHIP CENTER X=0 μ m, Y=0 μ m)

	PAD	NAME		
PAD N_{o} .	Mode A	Mode B	X=(μm)	$Y=(\mu m)$
1	DUMMYB1	DUMMYB1	-5200	-1090
2	OSC1	OSC1	-4980	-1090
3	OSC2	OSC2	-4735	-1090
4	V5	V ₅	-4439	-1090
5	Vss	Vss	-3939	-1090
6	Vsout	VSOUT	-3439	-1090
7	C ₂ -	C ₂ ⁻	-2939	-1090
8	C ₂ ⁺	C ₂ +	-2439	-1090
9	C ₁ ⁻	C1 ⁻	-1939	-1090
10	C ₁ ⁺	C1 ⁺	-1439	-1090
11	VDD	VDD	- 939	-1090
12	VR	VR	- 439	-1090
13	VREG	VREG	61	-1090
14	TEST	TEST	509	-1090
15	SEL	SEL	738	-1090
16	RESET	RESET	966	-1090
17	P/S	P/S	1195	-1090
18	RS	RS	1423	-1090
19	R/W	R/W	1652	-1090
20	E/SCL	E/SCL	1880	-1090
21	DBo	DBo	2118	-1090
22	DB ₁	DB ₁	2355	-1090
23	DB ₂	DB2	2592	-1090
24	DB ₃	DB ₃	2829	-1090
25	DB ₄	DB ₄	3066	-1090
26	DB5	DB5	3303	-1090
27	DB ₆ /SIO	DB6/S10	3540	-1090
28	DB ₇ /CS	DB7/CS	3777	-1090
29	DUMMYB ₂	DUMMYB ₂	3977	-1090
30	DUMMYB ₃	DUMMYB ₃	4177	-1090
31	DUMMYB ₄	DUMMYB4	4377	-1090
32	DUMMYB 5	DUMMYBs	4577	-1090
33			4777	-1090
34	DUMMYB7	DUMMYB7	4977	-1090
35	DUMMYB ₈	DUMMYBs	5177	-1090
36	DUMMYA _{1 1}	DUMMYA _{1 1}	5177	1090
37	DUMMYA ₁₀	DUMMYAto	4977	1090
38		DUMMYA9	4777	1090
39	DUMMYAa	DUMMYAs	4577	1090
40	DUMMYA7	DUMMYA7	4400	1090
41	SEGS	SEGS	4200	1090
42	COMe	COM9	3820	1090
43	COM10	COM10	3740	1090
44	COM11	COM ₁₁	3660	1090
45	COM ₁₂	COM12	3580	1090
46	COM 1 3	COM ₁₃	3500	1090
47	COM 1 4	COM ₁₄	3420	1090
48	COM 15	COM15	3340	1090
49	COM 16	COM ₁₆	3260	1090
50	COM ₂₅	COM25	3180	1090
			L	<u>kan</u>

	PAD		Γ	<u>, 1–0 µ ll </u>
PAD N_{\circ} .	Mode A	NAME Mode B	X=(μm)	Y=(μm)
51	COM26	COM26	3100	1090
52	COM ₂₇	COM ₂₇	3020	1090
53	COM 28	COM28	2940	1090
54	COM29	COM29	2860	1090
55	COMao	COMso	2780	1090
56	COM 3 1	COM31	2700	1090
57	COM32	COM32	2620	1090
58	SEGM	SEGM2	2540	1090
59	SEG 1	SEG60	2460	1090
60	SEG ₂	SEG 5 9	2380	1090
61	SEG₃	SEG 5 8	2300	1090
62	SEG₄	SEG 5 7	2220	1090
63	SEG	SEG 6 6	2140	1090
64	SEG ₆	SEG 5 5	-2060	1090
65	SEG 7	SEG 5 4	1980	1090
66	SEG®	SEG 5 3	1900	1090
67	SEG9	SEG 52	1820	1090
68	SEGIO	SEG 5 1	1740	1090
69	SEG11	SEG50	1660	1090
70	SEG12	SEG ₄₉	1580	1090
71	SEG 1 3	SEG ₄₈	1500	1090
72	SEG ₁₄	SEG ₄₇	1420	1090
73	SEG 1 5	SEG46	1340	1090
74	SEG ₁₆	SEG ₄₅	1260	1090
75	SEG ₁₇	SEG44	1180	1090
76	SEG 18	SEG 4 3	1100	1090
77	SEG 19	SEG ₄₂	1020	1090
78	SEG20	SEG ₄₁	940	1090
79	SEG ₂₁	SEG ₄₀	860	1090
80	SEG22	SEG39	780	1090
81	SEG23	SEG38	700	1090
82	SEG24	SEG 3 7	620	1090
83	SEG ₂₅	SEG36	540	1090
84	SEG26	SEG35	460	1090
85	SEG ₂₇	SEG 3 4	380	1090
86	SEG 2 B	SEG33	300	1090
87	SEG29	SEG 32	220	1090
88	SEG30	SEG 3 1	140	1090
89	SEG ₃₁	SEG30	60	1090
90	SEG 32	SEG29	- 20	1090
91	SEG33	SEG 28	- 100	1090
92	SEG 3 4	SEG ₂₇	- 180	1090
93	SEG 35	SEG ₂₆	- 260	1090
94	SEG 36	SEG25	- 340	1090
95	SEG 3 7	SEG ₂₄	- 420	1090
96	SEG38	SEG ₂₃	- 500	1090
97	SEG39	SEG ₂₂	- 580	1090
98	SEG 40	SEG ₂₁	- 660	1090
99	SEG ₄₁	SEG20	- 740	1090
100	SEG ₄₂	SEG 19	- 820	1090
	• • • • • •			

New Japan Radio Co., Ltd.

.

- 1.


• • • •

. .

	PAD	NAME	T	1
PAD N_o .	Mode A	Mode B	- X=(μm)	Y=(μm)
101	SEG43	SEG ₁₈	- 900	1090
102	SEG 4 4	SEG 1 7	- 980	1090
103	SEG ₄₅	SEG ₁₆	-1060	1090
104	SEG 4 6	SEG ₁₅	-1140	1090
105	SEG ₄₇	SEG 1 4	-1220	1090
106	SEG 4 8	SEG ₁₃	-1300	1090
107	SEG ₄₉	SEG ₁₂	-1380	1090
108	SEG 50	SEG 1 1	-1460	1090
109	SEG 5 1	SEG10	-1540	1090
110	SEG ₅₂	SEG ₉	-1620	1090
111	SEG 5 3	SEG	-1700	1090
112	SEG 5 4	SEG ₇	-1780	1090
113	SEG 5 5	SEG6	-1860	1090
114	SEG56	SEG ₅	-1940	1090
115	SEG 5 7	SEG₄	-2020	1090
116	SEG 5 8	SEG ₃	-2100	1090
117	SEG 5 9	SEG ₂	-2180	1090
118	SEGeo	SEG	-2260	1090
119	SEGM ₂	SEGM1	-2340	1090
120	COM24	COM ₂₄	-2420	1090
121	COM ₂₃	COM ₂₃	-2500	1090
122	COM ₂₂	COM22	-2580	1090
123	COM ₂₁	COM ₂₁	-2660	1090
124	COM20	COM20	-2740	1090
125	COM ₁₉	COM19	-2820	1090
126	COM _{1.8}	COM ₁₈	-2900	1090
127	COM ₁₇	COM ₁₇	-2980	1090
128	COMa	COMa	-3060	1090
129	COM ₇	COM ₇	-3140	1090
130	COMe	COMe	-3220	1090
131	COMs	COM5	-3300	1090
132	COM ₄	COM4	-3380	1090
133	COM3	COM3	-3460	1090
134	COM ₂	COM ₂	-3540	1090
135	COM	COM	-3620	1090
136	COMM ₄	COMM ₄	-3700	1090
137	COMM ₃	COMM3	-3780	1090
138	COMM ₂	COMM ₂	-3860	1090
139	COMM ₁	COMM	-3940	1090
140	COMS ,	COMS 1	-4045	1090
141	DUMMYA6	DUMMYAe	-4245	1090
142	CV ₁ V ₄		-4445	1090
143	DUMMYA4	DUMMYA4	-4645	1090
144	CV_2V_3	CV ₂ V ₃	-4845	1090
145	DUMMYA ₂	DUMMYA ₂	-5045	1090
146	DUMMYA	DUMMYA1	-5200	1090
140			-5200	1090



BLOCK DIAGRAM



New Japan Radio Co., Ltd.

TERMINAL DESCRIPTION

No.	SYMBOL	1/0	FUNCTION
11, 5	V _{DD} , V _{ss}		Power Source V _{DD} ; +3V, V _{SS} ; OV
4	٧ ₆		LCD driving voltage
2	OSC1	I	System clock input terminal This terminal should be open, for internal clock operation.
3	OSC2	0	System clock output terminal This terminal can use for clock frequency monitoring.
17	P/S	1	Parallel or serial interface selection terminal "O": Serial interface "1": Parallel interface
18	RS	I	Register selection signal input terminal "O": Instruction register (writing) Busy flag, address counter (reading) "1": Data register (writing / reading)
19	R/W	I	Read / Write selection signal input terminal "O": Write "1": Read
20	E	1	Read / Write activation signal input in parallel mode
20	SCL	1	Sift clock input in serial mode
28	DB₁	1/0	3-state data bus for MSB to transfer the Data between MPU and NJU6465 in parallel mode DB7 is also used for the Busy Flag reading.
	CS	I .	Chip select signal input in serial mode
27	DB₀	1/0	3-state data bus for bit 6 to transfer the Data between MPU and NJU6465 in parallel mode
	\$10	1/0	Serial Data I/O in serial mode
25, 26	DB₄, DB₅	1/0	3-state data bus for bit 4 and 5 to transfer the Data between MPU and NJU6465 in parallel mode In serial mode, these terminals are not used and should be open.
21~24	DB₀∼DB₃	1/0	3-state data bus for lower 4 bit to transfer the Data between MPU and NJU6465 in parallel mode In serial and 4-bit parallel mode, these terminals are not used and should be open.
142 144	CV1V4 CV2V3		Capacitor terminals for noise reduction of COM/SEG output voltage. The capacitor connected between CV_1V_4 , CV_2V_3 and V_{oo} is required to operate with the LCD panel actually.

No.	SYMBOL	1/0	FUNCTION
42~57 120~135	COM1 ~COM32	0	LCD common driving signal output terminals
136~139		0	lcon common driving signal output terminals
140	COMS 1	0	Static driving common signal output terminal When power down mode, Vod or Vss level are output.
59~118	SEG₁~SEG₅₀	0	LCD segment driving signal output terminals
119, 58	SEGM1, SEGM2	0	Icon segment driving signal output terminals
41 7~10	SEGS1 C1 ⁺ , C1 ⁻ C2 ⁺ , C2 ⁻	0	<pre>Static Driving Segment signal output terminal When power down mode, V_{DD} or V_{SS} level are output. Step up voltage capacitor connecting terminals In case of tripler operation, connect the capacitor between C₁⁺ and C₁⁻, C₂⁺ and C₂⁻. In case of doubler operation, connect the capacitor between C₂⁺ and C₂⁻, connect C₂⁺ to C₁⁺, and C₁⁻ should be open.</pre>
6	Vsout	0	Step up voltage output terminal
13	VREG	0	Voltage regulator output terminal Connect the resistor between this terminal and VR Terminal.
12	VR		Reference voltage for voltage regulator input terminal Connect the resistor between this terminal and VDD terminal.
16	RESET	I	Reset Terminal. When the "L" level input over than 1.2ms to this terminal, the system will be reset (at forc=212KHz).
15	SEL.	I	Common and Segment driver location order select terminal "O": Mode A location (See the PAD COORDINATES) "1": Mode B location (See the PAD COORDINATES)
14	TEST	I	Maker Testing Terminal (Pull down) This terminal should be connected to VSS or open.
29~34	DUMMYB2 ~ DUMMYB7		
145, 143, 141, 40~37	DUMMYA₂, DUMMYA₄, DUMMYA₅, DUMMYA⁊~ DUMMYA₁o		Dummy terminal These terminals are electrically open.
1 35 146 36	DUMMYB1 DUMMYB8 DUMMYA11 DUMMYA11		Dummy terminal These terminals are electrically open and an alignment pattern is placed beside each terminals.

New Japan Radio Co., Ltd.

JRC



FUNCTIONAL DESCRIPTION

(1) Description for each block

(1-1) Register

The NJU6465 incorporates two 8-bit registers, an Instruction Register (IR) and a Data Register (DR). The Register (IR) stores instruction codes such as "Clear Display" and "Cursor Shift" or address data for Display Data RAM(DD RAM), Character Generator RAM(CG RAM) and Icon Display RAM (MK RAM).

The MPU can write the instruction code and address data to the Register (IR) but it cannot read out from the Register (IR).

The Register(DR) is a temporary stored register, the data stored in the Register(DR) is written into the DD RAM, CG RAM or MK RAM and read out from the DD RAM, CG RAM or MK RAM.

The data in the Register(DR) written by the MPU is transferred automatically to the DD RAM, CG RAM or MK RAM by internal operation.

When the address data for the DD RAM, CG RAM or MK RAM is written into the Register(IR), the addressed data in the DD RAM, CG RAM or MK RAM is transferred to the Register(DR).

By the MPU read out the data in the Register (DR), the data transmitting process is performed completely.

After reading the data in the Register(DR) by the MPU, the next address data in the DD RAM, CG RAM or MK RAM is transferred automatically to the Register(DR) to provide for the next MPU reading.

These two registers are selected by the selection signal RS as shown below. Table 1. shows register operation controlled by RS and R/W signals.

RS	R/W	Selected Register	Operation
0	0	in the second seco	Write
0	1	IR	Read busy flag(DB ₇) and address counter(DB ₀ ~DB ₆)
1	0	DD	Write (Register(DR) to DD RAM, CG RAM or MK RAM)
1	1	DR	Read (DD RAM, CG RAM or MK RAM to Register(DR))

Table 1. Register Operation

(1-2) Busy Flag (BF)

When the internal circuits are in the operation mode, the busy flag (BF) is "1", and any instruction reading is inhibited.

The busy flag (BF) is output at DB₇ when RS="0" and R/W="1" as shown in Table 1.

The next instruction should be written after the busy flag(BF) goes to "0".

(1-3) Address Counter (AC)

The address counter(AC) addresses the DD RAM, CG RAM or MK RAM.

When the address setting instruction is written into the Register(IR), the address information is transferred from Register(IR) to the Counter(AC). The selection of either the DD RAM, CG RAM or MK RAM is also determined by this instruction.

After writing (or reading) the display data to (or from) the DD RAM, CG RAM or MK RAM, the Counter(AC) increments (or decrements) automatically.

The address data in the Counter(AC) is output from $DB_{\theta} \sim DB_{0}$ when RS="0" and R/W="1" as shown in Table 1.

New Japan Radio Co., Ltd.–

.

(1-4) Display Data RAM (DD RAM)

The display data RAM (DD RAM) consists of 48×8 bits stores up to 48-character display data represented in 8-bit code.

The DD RAM address data set in the address counter (AC) is represented in Hexadecimal.

	←High	ner ord	ler bit	2	Lower	order	bit→	(Ex	amp	le) D	DRAM	addres	s‴ 0	8 ″	
AC	AC ₆	AC 5	AC ₄	AC 3	AC 2	AC 1	ACo	0		0	0	1	0	0	0
	← He	xadeci	imal —	→←	Hexade	ecimal				0	→	← – –	_	8 -	

4-line Display

The relation between DD RAM address and display position on the LCD is shown below.

	1	2	3	4	5	6	7	8	9	10	11	12	← Display Position
1st Line	00	01	02	03	04	05	06	07	08	09	0A	OB	- Toarcion
2nd Line	10	11	12	13	14	15	16	17	18	19	1A	1B	DD RAM Address (Hexadecimal)
3rd Line	20	21	22	23	24	25	26	27	28	29	2A	2B	(nexadec (illa ()
4th Line	30	31	32	33	34	35	36	37	38	39	3A	3B	

Note : The 1st, 2nd, 3rd and 4th line address are defined as $(00)_{H}$ to $(0B)_{H}$, $(10)_{H}$ to $(1B)_{H}$, $(20)_{H}$ to $(2B)_{H}$, and $(30)_{H}$ to $(3B)_{H}$. The end of each line address and the beginning of following line address are not consecutive.

When the display shift is performed, the DD RAM address changes as follows:

(Left Shift Display)

(00) ←	01	02	03	04	05	06	07	08	09	0A	0B	00
(10) ←	11	12	13	14	15	16	17	18	19	1A	1B	10
(20) ←	21	22	23	24	25	26	27	28	29	2A	2B	20
(30) ←	31	32	33	34	35	36	37	38	39	3A	3B	30

(Right Shift Display)

OB	00	01	02	03	04	05	06	07	08	09	0A	→ (0B)
1B	10	11	12	13	14	15	16	17	18	19	1A	→ (1B)
2B	20	21	22	23	24	25	26	27	28	29	2A	→ (2B)
3B	30	31	32	33	34	35	36	37	38	39	3A	→ (3B)

Note : The left and right shift performes only in same line, the display data do not change to other line.

(1-5) Character Generator ROM (CG ROM)

The Character Generator ROM (CG ROM) generates 5×7 dots character pattern represented in 8-bit character code.

The storage capacity is up to 252 kinds of 5 x 7 dots character pattern(available address is $(04)_{H}$ through (FF)_H).

The correspondence between character code and standard character pattern of NJU6465 is shown in Table 2-1.

User-defined character patterns (Custom Font) are also available by mask option.





٠.

\square							Uppe	r 4 b	it (ł	lexade	cima!)					
	\backslash	0	1	2	3	4	5	6	7	8	9	A	В	C	D	E	F
	0	CG RAM (01)		· .				••	.				•••••		····.		*
	1	(02)		:					·:::					.	÷;		
	2	(03)		::								I		:: <u>.</u> :		.	
	3	(04)				·	·	: <u>.</u>	·	•						÷	::::
	4	(01)	::		:: .				·:	·		•••			.	.	:::
imal)	5	(02)							.		::	::				::::	
(Hexadecimal)	6	(03)			÷		l	.	••	·				•••		֥	
4 bit (7	(04)							! !	·						:	
Lower 4	8	(01)						!	:::		••	·:	·	··.	· ·	.,	
	9	(02)			•••••		·		·i			::::	Ţ	·		:	·
	A	(03)	֥	::	:: ::		·····	·İ							·		щ.
	В	(04)	:	!				k:			÷.		····			::	
	C	(01)	:	:									:::: ::::			:::-	
	D	(02)		•••••						<u>.</u>				···. :		÷	
	E	(03)	·:::				••••	F"]	··:•				•	••••••	•••		
	F	(04)		···			•••••	::::	÷			• ::•	·				

Table 2-1. CG ROM Character Pattern (ROM version -02)



(1-6) Character Generator RAM (CG RAM)

The character generator RAM (CG RAM) can store any kind of character pattern in 5 x 7 dots written by the user program to display user's original character pattern. The CG RAM can store 4 kind of character in 5×7 dots mode.

To display user's original character pattern stored in the CG RAM, the address data $(00)_{H}$ - $(03)_{H}$ should be written to the DD RAM as shown in Table 2-1.

Table 3, show the correspondence among the character pattern, CG RAM address and Data.

Table 3. Correspondence of CG RAM address, DD RAM character code

and CG RAM character pattern(5 x 7 dots).

00000001	0 0 0 0 0 1 0 0 1 0 0 1 1 0 0 1 1 0	Character Pattern Example(2)
		←Cursor Position
00000011	0 1 0 1 1 1 1 0 (

Notes : 1. Character code bit 0,1 correspond to the CG RAM address bit 3,4(2bits:4 patterns).
2. CG RAM address 0 to 2 designate character pattern line position. The 8th line is the cursor position and the display is performed by logical OR with cursor. Therefore, in case of the cursor display, the 8th line should be "0". If there is "1" in the 8th line, the bit "1" is always displayed on the cursor

- position regardless of cursor existence. 3. Character pattern row position correspond to the CG RAM data bits 0 to 4 are shown above.
- 4. CG RAM character patterns are selected when character code bits 2 to 7 are all "0" and these are addressed by character code bits 0 and 1.
 5. "1" for CG RAM data corresponds to display On and "0" to display Off.



(1-7) Icon Display RAM (MK RAM)

The NJU6465 can display maximum 128 lcons.

The Icon Display can be controlled by writing the Data in MK RAM corresponds to the Icon.

The relation between MK RAM address and Icon Display position is shown below:




Table 4. Correspondence among Icon Position, MK RAM Address and Data

MK RAM Addre			Bi	ts for	lcon	Displa	ıy Posi	tion		
	635	D7	D ₆	D 5	D₄	D ₃	D2	D ₁	Do	
0110 0000	60h	*	*	*	1	2	3	4	97	00000
0110 0001	61h	*	*	*	5	6	7	8	98.	COMM1 Line and
:	:					:	• • • • • • • • • • • • • • • • • • • •	· · ·		Both besides of 1st Lin
0110 0101	65h	*	*	*	21	22	23	24	102	(COM1, 3, 5, 7)
0110 0110	66h	*	*	*	*	*	*	*	103	
0110 0111	67h	*	*	*	*	*	*	*	104	
0110 1000	68h	*	*	*	25	26	27	28	105	
0110 1001	69h	*	*	*	29	30	31	32	106	COMM2 Line and
:	:						•	·		Both besides of 2nd Line
0110 1101	6Dh	*	*	*	45	46	47	48	110	(COM9, 11, 13, 15)
0110 1110	6Eh	*	*	*	*	*	*	*	111	
0110 1111	6Fh	*	*	*	*	*	*	*	112	,
0111 0000	70h	*	*	*	49	50	51	52	113	
0111 0001	71h	*	*	*	53	54	55	56	114	COMM3 Line and
:	:									Both besides of 3rd Line
0111 0101	75h	*	*	*	69	70	71	72	118	(COM17, 19, 21, 23
0111 0110	76h	*	*	*	*	*	*	*	119	
0111 0111	77h	*	*	*	*	*	*	*	120	<i>y</i>
0111 1000	78h	*	*	*	73	74	75	76	121	
0111 1001	79h	*	*	*	77	78	79	80	122	COMM4 Line and
:	:			· · · · · · · ·	:					Both besides of 4th Line
0111 1101	7Dh	*	*	*	93	94	95	96	126	(COM25, 27, 29, 31
0111 1110	7Eh	*	*	*	*	*	*	*	127	
0111 1111	7Fh	*	*	*	*	*	*	*	128)

Notes : 1. When the Icon display function using, the system should be initialized by the software initialization because the MK RAM is not initialized by the power turning on and hardware reset.

New Japan Radio Co., Ltd.

2. The cross-points between SEGM₁, SEGM₂ and some of common COMM₁ through COMM₄, even common likes as COM_2 , $COM_{4...}COM_{32}$, are always off because of the corresponding RAM does not exist as shown above.

3. In the table 4, the bits D_5 to D_7 mentioned by * are invalid, therefore both of "0" or "1" can be written but these are no meaning.

Downloaded from **Elcodis.com** electronic components distributor



(1-8) Timing Generator

The timing generator generates a timing signals for the DD RAM, CG RAM and MK RAM and other internal circuits.

RAM read timing for the display and internal operation timing for MPU access are separately generated, so that they may not interfere with each other.

Therefore, when the data write to the DD RAM for example, there will be no undesirable influence, such as flickering, in areas other than the display area.

(1-9) LCD Driver

LCD Driver consist of 37-common driver and 63-segment driver.

The character pattern data are latched to the addressed Segment-register respectively. This latched data controls display driver to output LCD driving waveform.

(1-10) Cursor Blinking Control Circuit

This circuits controls cursor On/Off and the cursor position character blinks.

The cursor or blinks appear in the digit residing at the DD RAM address set in the address counter (AC).

When the address counter is (28)_H, a cursor position is shown as follows:

	AC ₆	AC 5	AC₄	AC3	AC2	AC ,		
(AC)	0	1	0	1	0	0	0	

4-Line display

	1	2	3	4	5	6	7	8	9	10	11	12	\leftarrow Display position
1st Line	00	01	02	03	04	05	06	07	08	09	0A	OB	DD RAM address ← (Hexadecimal)
2nd Line	10	11	12	13	14	15	16	17	18	19	1A	1B	(nexadecimai)
3rd Line	20	21	22	23	24	25	26	27	<u>28</u>	29	2A	2B	
4th Line	30	31	32	33	34	35	36	37	38	39	ЗA	3B	
									*	~			

Cursor position

Note : The cursor or blinks also appear when the address counter (AC) selects the CG RAM or the MK RAM. But the displayed cursor and blink are meaningless.

If the AC storing the CG or MK RAM address data, the cursor and blink are displayed in the meaningless position.




(2) Power on Initialization by internal circuits

(2-1) Initialization By Internal Reset Circuits

The NJU6465 is automatically initialized by internal power on initialization circuits when the power is turned on. In the internal power on initialization, following instructions are executed. During the Internal power on initialization, the busy flag (BF) is "1" and this status is kept 7 ms (f_{oso} =212kHz) after V_{DD} rises to 2.4V.


Initialization flow is shown below:



(2-2) Initialization By Hardware

The NJU6465 incorporates $\overline{\text{RESET}}$ terminal to initialize the all system. When the "L" level input over 1.2ms to the $\overline{\text{RESET}}$ terminal, reset sequence is executed. In this time, busy signal output during 7 ms (for e212kHz) after $\overline{\text{RESET}}$ terminal goes to "H".

• Timing Chart



(3) Instructions

The NJU6465 incorporates two registers, an Instruction Register (IR) and a Data Register (DR). These two registers store control information temporarily to allow interface between NJU6465 and MPU or peripheral ICs operating different cycles. The operation of NJU6465 is determined by this control signal from MPU. The control information includes register selection signals (RS), read/write signals (R/W) and data bus signals (DB₀ to DB₇).

Table 5. shows each instruction and its operating time.

Note : The execution time mentioned in Table 5. based on fcp or fosc=212kHz. If the oscillation frequency is changed, the execution time is also changed.

INSTRUCTIONS	RS	R/W		C DB₅	0 DB₅	D DB4	E DB₃	DB2	DB,	DBo	DESCRIPTION	Execute Time
Maker Testing	0	0	0	0	0	0	0	0	0	0	All "O" code is using for maker testing.	-
Clear Display	0	0	0	0	0	0	0	0	0	1	Display clear and sets RAM address (OO)⊣ in AC.	6. 87ms
Return Home	0	0	0	0	0	0	0	0	1	*	Sets RAM address (00)⊣ in AC and returns display being shi- fted original position. RAM contents remain unchanged.	141us
Entry Mode Set	0	0	0	0	0	0	0	1	I/D	S	Sets cursor move direction and specifies shift of display are performed in data read/write. I/D=1:Increment,I/D=0:Decremen S=1:Accompanies display shift	Ous
Display On/Off Control	0	0	0	0	0	0	1	D	С	В	Sets of display On/Off(D), cursor On/Off(C) and blink of cursor position character(B).	Ous
Cursor or Display Shift	0	0	0	0	0	1	S/C	R/L	*	*	Moves cursor & shifts display without changing RAM contents S/C=1 : Display shift S/C=0 : Cursor shift R/L=1 : Shift to the right R/L=0 : Shift to the left	cursor: 141us display: Ous
Function Set	0	0	0	0	1	DL	*	*	*	PD	Sets interface data length(DL) and power down mode(PD).	PD=0:Ous PD=1: 200us
Contrast control	0	0	0	1	*	*	. ب	1	0 _c -		Sets data to Contrast Control Register.	0µs
Set RAM Address	0	0	1	÷ •			A _R			·	Sets RAM address. After this instruction, the data is tran- sferred to/from RAM.	141us
Read Busy Flag & AC contents	0	1	BF				AC	-		>	Reads busy flag and AC content BF=1 : Internally operating BF=0 : Can accept instruction	Ous
Write Data to RAM	1 1 1	0 0 0	← * *	— Wı * *	ite * *		a (DC (CC (MM	a RAI	W) —	- 	Writes data into RAM.	141us
Read Data from RAM	1 1 1	1 1 1	↓ * *	- Re *	ead * *		a (DE (CC (MK	a Rai	W) -	·	Reads data from RAM.	141us
Explanation of Abbreviation	RAM,		AR	: R/	∖M ad	ddres	ss (b	oth	of [D, CG	cter generator RAM, MK RAM : Ico and MK RAM) CG and MK RAM	n display

Table 4. Table of Instructions

* : Don't care

(3-1) Description of each instructions

(a) Maker Testing

	RS	R∕₩	DB 7	DB6	DB₅	DB4	DB3	DB2	D8 1	\mathbf{DB}_{0}	
Code	0	0	0	0	0	0	0	0	0	0	

All "0" code in 4-bit length is using for device testing mode (only for maker). Therefore, please avoid all "0" input or no meaning Enable signal input at data "0". (Especially please pay attention the output condition of Enable signal when the power turns on.)

(b) Clear Display

	RS	R∕₩	DB 7	DBe	DB₅	DB 4	DB3	DB2	DB 1	DBo
Code	0	0	0	0	0	0	0	0	0	1

Clear display instruction is executed when the code "1" is written into DB_0 .

When this instruction is executed, the space code $(20)_{H}$ is written into every DD RAM address, the DD RAM address $(00)_{H}$ is set into the address counter and entry mode is set increment.

If the cursor or blink are displayed, they are returned to the left end of the 1st line in the LCD.

The S of entry mode does not change.

Note: The character pattern for character code $(20)_{H}$ must be blank code in the user-defined character pattern (Gustom font).

(c) Return Home

•	RS	R∕₩	DB7	DB_6	DB₅	DB₄	DB₃	DB2	DB 1	DBo	
Code	0	0	0	0	0	0	0	0	1	*	* = Don't care

Return home instruction is executed when the code "1" is written into DB_1 . When this instruction is executed, the DD RAM address (00)_H is set into the address counter. Display is returned its original position if shifted, the cursor or blink are returned to the left end of the 1st line in the LCD if the cursor or blink are on the display.

The DD RAM contents do not change.



(d) Entry Mode Set

	RS	R/W	DB ₇	DBe	DB₅	DB 4	D₿₃	DB2	DB,	DBo	-
Code	0	0	0	0	0	0	0	1	I/D	S	

Entry mode set instruction which sets the cursor moving direction and display shift On/Off, is executed when the code "1" is written into DB_2 and the codes of (1/D) and (S) are written into DB_1 (1/D) and DB_0 (S), as shown below.

(1/D) sets the address increment or decrement, and the (S) sets the entire display shift in the DD RAM writing.

I/D			F	u r	n c	; t	i	0	n			•			
1	Address increment: the read/write, and	The the	add cur	ress sor	s of or	the blir	b DD nk m	RA iove	M o to	r CC the	àR. ∋r	AM igh	increment t.	(+1)	when
0	Address decrement: the read/write, and	The the	add cur	ress sor	s of or	f the blir	bD ak m	RA love	M o to	r CC the	3 R. ∋ I	AM eft	decrement 	: (-1)	when

S	Function
1	Entire display shift. The shift direction is determined by I/D.: shift to the left at I/D=1 and shift to the right at the I/D=0. The shift is operated only for the charac- ter, so that it looks as if the cursor stands still and the display moves. The display does not shift when reading from the DD RAM and writing/reading into/from CG RAM.
0	The display does not shift.



.

. •

(e) Display On/Off Control


	RS	R/W	DB 7	DB₀	DB₅	DB₄	DB₃	DB2	DB 1	DBo
Code	0	0	0	0	0	0	1	D	C	В

Display On/Off control instruction which controls the whole display On/Off, the cursor On/Off and the cursor position character blink, is executed when the code "1" is written into DB_3 and the codes of (D), (C) and (B) are written into DB_2 (D), DB_1 (C) and DB_0 (B), as shown below.

D	Function
1	Display On.
0	Display Off. In this mode, the display data remains in the DD RAM so that it is retrieved immediately on the display when the D change to 1.


C			F	u	n	С	t	i	0	n						
1	Cursor On.	The cursor	is	di	spl	ayec	b	y 5	do	ts (on th	e 8t	h lin	ə.		
0	Cursor Off.	Even if th	e d	isp	lay	dat	a ı	nr i	te,	th	∍ I/D	etc	does	not	change.	

В	Function
t	The cursor position character is blinking. Blinking rate is 439ms at fosc=212kHz. The cursor and the blink can be displayed simultaneously.
0	The character does not blink.



Character Font 5 x 7 dots

(1) Cursor display example



Alternating display

(2) Blink display example

New Japan Radio Co., Ltd.

(f) Cursor/Display Shift

	10						DB3			DBo	
Code	0	0	0	0	0	1	S/C	R/L	*	*	* = Don't care

The Cursor/Display shift instruction shifts the cursor position or display to the right or left without writing or reading display data. This function is used to correct or search the display. The cursor moves to the 2nd line when it passes the 12th digit of the 1st line. Notice that the every 1st to 3rd line displays shift at the same time. When the displayed data are shifted repeatedly, each line moves only horizontally.

The 2nd and 3rd line display does not shift into the 1st and 2nd line.

The contents of address counter (AC) does not change by operation of the display shift only. This instruction is executed when the code "1" is written into DB₄ and the codes of (S/C) and (R/L) are written into DB₃(S/C) and DB₂(R/L), as shown below.

S/C	R/L	Function
0	0	Shifts the cursor position to the left ((AC) is decremented by 1)
0	1	Shifts the cursor position to the right ((AC) is incremented by 1)
1	0	Shifts the entire display to the left and the cursor follows it.
1	1	Shifts the entire display to the right and the cursor follows it.

(g) Function Set

. . . .

		R∕₩		-	DB₅					DBo	
Code	0	0	0	0	1	DL.	*	*	*	PD	* = Don't care

Function set instruction which sets the interface data length and powerdown mode, is executed, when the code "1" is written into DB_5 and the code of (DL) and (PD) is written into DB_4 (DL) and DB_0 (PD), as shown below. In the serial interface operation, the DL is not cared.

When the powerdown mode is set, the display is off automatically (D=O). Afterward, when the powerdown mode is reset, the display is off continuously. The display is appeared by the display on (D="1") instruction.

Note This function set instruction must be performed at the head of the program prior to all other existing instructions(except Busy flag/Address read). This function set instruction can not be executed afterwards unless the interface data length change.

DL	Function
1	Set the interface data length of 8-bit (using from DB_7 to $\text{DB}_0)$ in the parallel operation only
0	Set the interface data length of 4-bit (using from DB ₇ to DB ₄) in the parallel operation only
	The data must be sent or received twice in this mode.
PD	The data must be sent or received twice in this mode. Function
PD 1	

Note: When the Power down mode, it must be not execution except for this instruction.

(h) Contrast Control

	RS	R∕₩	DB 7	DB6	DB₅	DB 4	DB3	DB2	DB 1	DBo	
Code	0	0	0	1	*	*	C3	C2	C 1	Co	* = Don't care

Contrast Control instruction which adjusts the contrast of the LCD, is executed when the code "1" is written into DB_6 and the codes of C_3 to C_0 are written into DB_3 to DB_0 as shown below.

The contrast of LCD can be adjusted one of 16 voltage stage by setting this 4-bit register. See (5-1) to realize "how to adjust the Contrast of LCD".

Set the binary code "0000" when contrast adjustment is unused.

contrast	Ca	C ₂	C 1	Co
low	0	0	0	0
	:	:	:	:
. 1	:	:	:	:
high	1	1	1 -	1

(i) Set RAM Address

•	RS	R/W	DB 7	D86	DB₅	DB4	DB₃	DB2	DB,	DBo
Code	0	0	1	A ₆	A ₅	A4	Aa	A2	A ₁	Ao
				←Hig ord	her er bit				Lowe orde	r → r bit

The RAM address set instruction is executed when the code "1" is written into DB_7 and the address is written into DB_6 to DB_0 as shown above.

The address data (DB_6 to DB_0) is written into the address counter (AC) by this instruction. After this instruction execution, the data writing/reading is performed into/from the addressed RAM.

The RAM includes DD RAM, CG RAM and MK RAM, and these RAMs are shared by address as shown below.

RAM	Add	iress
-----	-----	-------

DD	RAM	1st Line	:	from	(00) _н	to	(0B) _н
DD	RAM	2nd Line	:	from	(10) _н	to	(1B) _н
DD	RAM	3rd Line	:	from	(20) _H	to	(2B) _н
DD	RAM	4th Line	:	from	(30) _н	to	(3B) _н
CG	RAM	4 characters	:	from	(40) _н	to	(5F) _н
MK	RAM	128 icons	:	from	(60) _н	to	(7F) _н

(j) Read Busy Flag & AC contents

	RS	R/W	DB 7	DB6	DB₅	DB₄	DB ₃	DB2	DB	DBo
Code	0	1	BF	A ₆	A5	A₄	Åз	A 2	A 1	Ao
				←-Higl	her or	der bit	t	Lowe	r orde	r bit→

This instruction reads out the internal status of the NJU6465. When this instruction is executed, the busy flag (BF) stored in DB_7 and the address counter (AC) contents stored in DB_6 to DB_0 are read out.

The (BF)="1" indicates that internal operation is in progress. The next instruction is inhibited when (BF)="1". Check the (BF) status before the next write operation.

— New Japan Radio Co.,Ltd.

(k) Write Data to RAM

Write Data to RAM instruction is executed when the code "1" is written into (RS) and code "0" is written into (R/W).

By the execution of this instruction, the binary 8-bit data $(A_7 \text{ to } A_0)$ are written into the DD RAM, and the binary 5-bit data $(A_4 \text{ to } A_0)$ are written into the CG or MK RAM. The selection of RAM is determined by the previous instruction. After this instruction execution, the address increment(+1) or decrement (-1) is performed automatically according to the entry mode set. And the display shift is also executed according to the previous entry mode set.

• Write Data to DD RAM

	RS	R∕₩	DB 7	DBe	DB₅	DB₄	DB₃	DB2	DB 1	DBo
Code	1	0	D,	D ₆	D₅	D4	D ₃	D₂	D 1	Do
			← High	ner ord	ler bit	t		Lower	order	r bit→

• Write Data to CG or MK RAM

	RS	R∕₩	DB7	DB6	DB₅	DB₄	DB ₃	DB2	DB 1	DB_{o}	
Code	1	0	*	*	*	D 4	D3	D2	D 1	Do	
						←Higl orde	her er bit		Lower		

(1) Read Data from RAM

Read Data from RAM instruction is executed when the code "1" is written into (RS) and $(R/ {\tt W})$.

By the execution of this instruction, the binary 8-bit data $(D_7 \text{ to } D_0)$ are read out from the DD RAM, the binary 5-bit data $(D_7 \text{ to } D_0)$ are read out from the CG or MK RAM. The selection of RAM is determined by previous instruction. Before executing this instruction, RAM address set must be executed, otherwise the read out data are invalidated.

When this instruction is serially executed, the next address data is normally read from the second read.

The RAM address set instruction is not required if the cursor shift instruction is executed just beforehand (only DD RAM reading). The cursor shift instruction has same function as the DD RAM address set, so that after reading the DD RAM, the address increment or decrement is executed automatically according to the entry mode.

But display shift does not occur regardless of the entry mode.


Note: The address counter (AC) is automatically incremented or decremented by 1 after write instruction to either of the DD RAM, CG RAM or DD RAM. Even if the read instruction is executed after this write instruction, the addressed data can not be read out correctly. For a correct data read out, either the address set instruction or cursor shift instruction (only with DD RAM) must be implemented just before this instruction or from the second time read out instruction execution if the read out instruction is executed 2 times consecutively.

New Japan Radio Co., Ltd.

• Read Data from DD RAM

	RS	R∕₩	DB 7	DB6	DB₅	DB₄	DB3	D8 2	DB 1	DBo
Code	1	1	D 7	D ₆	D ₅	D 4	D ₃	D ₂	D1	Do
			←Hig	her or	der bi	t		Lowe	r orde	r bit→


• Read Data from CG or MK RAM



(3-2) initialization using the internal reset circuits

(a) 8-bit operation (Using internal reset circuits).


The Function set, Display On/Off Control and Entry Set Instruction must be executed before the data input, as shown below.



(b) 4-bit operation (Using internal reset circuits).

In the 4-bit operation, the function set must be performed by the user programming.

When the power is turned on, 8-bit operation is selected automatically, therefore the first input is performed under 8-bit operation. In this operation, full instruction can not input because of terminals DB_0 to DB_3 are no connection. Therefore, same instruction must be rewritten on the RS, R/W and DB_7 to DB_4 , as shown below. Since one operation is completed by the two accesses in the 4-bit operation mode, rewrite is required to set the instruction code in full.



Note: When the loon display function using, the system should be initialized by software initialization.



.

(3-3) initialization by instruction

If the power supply conditions for the correct operation of the internal reset circuits are not met, the NJU6465 must be initialized by the instruction.


(a) Initialization by Instruction in 8-bit interface length.

											Initialized.
Power On											No display appears.
Ļ											
Wait more than 7ms after Voo rises to	2.4	/									
1	RS	R/W	DB7	DB∈	DB₅	DB₄	DB₃	DB2	DB ₁	$\boldsymbol{D}\boldsymbol{B}_{o}$	Function Sat
Function Set	0	0	0	0	1	1	*	*	*	*	Function Set (8-bit interface length)
4		•••••••									
Wait more than 3.0	ns										
↓	RS	R/W	DB7	DBe	DB₅	DB₄	DB₃	DB2	DB ₁	DB_{\circ}	Function Set
Function Set	0	0	0	0	1	1	*	*	*	*	(8-bit interface length)
Ļ											
Wait more than 200	ıs										
ļ	RS	R/W	DB7	DBe	DB₅	DB₄	DB₃	DB2	DB1	DBo	Function Set (8-bit interface length)
Function Set	0	0	0	0	1	1	*	*	*	*	(o-bit internate rength)
	RS		DB	DB	DB5	DR.	DB-	DR -	DB.	DR.	Busy Flag(BF) can not be checked before this step, but it can be checked after this step. After this step, busy flag(BF) check or longer waiting time than each instruction execution time is required.
Function Set	0	0	0	0	1	1	*	*	*	1	Set the 8-bit operation and Powerdown mode off.
L	RS	R/W			 DB₅	DB₄	DB a	l	DB ₁		······································
Display Off	0	0	0	0	0	0	1	0	0	0	
↓	RS	R/W	DB ₇	DB6	DB₅	DB₄	DB₃	DB ₂	DB1	DBo	
Display Clear	0	0	0	0	0	0	0	0	0	1	
L]	RS	R/W	DB ₇	DBe	DB₅	DB₄	DB₃	DB2	DB ₁	Ď₿₀	
Entry Mode Set	0	0	0	0	0	0	0	1	1	0	Example for set address
\$	L	.								·	right shift when the data write to the DD, CG,
Write data to the and set the Instruc	DD, ctio	CG or	MK	RAM							or MK RAM.

Note: When the Icon display function using, the system should be initialized by software initialization.



(b) Initialization by Instruction in 4-bit interface length



Note: When the Icon display function using, the system should be initialized by software initialization.

New Japan Radio Co., Ltd.

(4) Powerdown Function

NJU6465 incorporates the powerdown mode to decrease the operating current.

The powerdown mode can be set/reset by the function set instruction.

In the powerdown mode, all the character display (12-character 4-line) and icon display turn off and only the static display area operates automatically.

The status of internal circuits at the powerdown mode is shown below :

- Main oscillator stops operation and sub oscillator for the static display starts operations.
- Voltage converter, voltage regulator and buffer amplifire for the bleeder resistance stop the operation.
- The contents of DD RAM, CG RAM and MK RAM are kept.

(5) LCD display

(5-1) Power Supply for LCD Driving

NJU6465 incorporates Voltage converter (tripler or doubler) to generate the LCD driving high voltage, Voltage regulator to adjust the LCD driving voltage, Bleeder resistance and buffer amplifire.

(a) Voltage converter


Voltage tripler

By connecting the capacitor between C_1^+ and C_1^- , C_2^+ and C_2^- , V_{ss} and V_{sour} respectively, two times negative voltage of $V_{DD} - V_{ss}$ output from V_{sour} .

• Voltage doubler

By connecting the capacitor between C_2^+ and C_2^- , V_{ss} and V_{500T} respectively, and connecting the C_1^+ terminal to C_2^+ terminal, and C_1^- terminal being open, negative voltage of $V_{DD} - V_{ss}$ output from V_{500T} .

The voltage relation for Voltage tripler/doubler




(b) Voltage Regulator

Voltage Regulator incorporates a non-inverting OP-AMP which supplied V_{DD} and V_{SOUT} , and a reference voltage source.

By stetting the VR level by connecting R_a and R_b, the regulator which amplifies V_{REF} output the LCD driving voltage to the V_{REG} terminal.

Therefore, the LCD operating voltage can be output between V_{DD} and V_{REG} by setting V_{REF} and the external resistances R_{\star} and R_{b} .

 $V_{REG} = (1 + R_b / R_b) \cdot V_{REF}$ where, $V_{OD} = 0V$ and $|V_{REG}| < |V_{SOUT}|$




The contrast control function performs V_{REF} value adjustment from 1st step to 16th step by a step setting when the 4-bit data write into the contrast control register by the instruction.

Note : Set the contrast control register to $(00)_{H}$ when the contrast control function is unused. Use variable resistances to the external resistances R_{a} , R_{b} and a thermister if need due to the voltage reference V_{REF} is changed by the lot and operating temperature. Take care the Noise input on the V_{R} terminal because of it designed in high impedance. Short wiring or sealed wiring are required to avoid the noise input, if necessary.


[The Voltage Reference V_{REF} characteristics]

Supply Voltage : V_{DD}= OV, V_{SS}= -3V Temperature : 25°C



[The LCD Operating Voltage V_{REG} characteristics]

Supply Voltage: $V_{pp} = 0V$, $V_{ss} = -3V$ Voltage Tripler Output : $V_{sout} = -9V$ External Resistances: Ra = 180K Ω , Rb = 820K Ω Temperature: 25°CUsed Equation: $V_{REG}(xx)_{H} = (1 + 820k \Omega / 180k \Omega) \cdot V_{REF}(xx)_{H}$



------ New Japan Radio Co.,Ltd.



(c) Bleeder Resistance

Each LCD driving voltage (V_1 , V_2 , V_3 , V_4) is generated by the high impedance bleeder resistance buffered by voltage follower OP-AMP to get a enough display characteristics with low operating current.


The bleeder resistance is set 1/7 bias suitable for 1/36 duty ratio and 5M $\!\Omega$ resistance in total.

The capacitor connected between V_5 and V_{DD} is needed for stabilizing V_5 . The determination of the each capacitance of C_1 , C_2 and C_3 generating for LCD operating voltage, is required to operate with the LCD panel actually. The capacitance for the typical application is shown below :

Power	Duty Ratio	1/36
supply	Bias	1/7
	VLCD	$V_{DD} - V_5$

LCD Driving Voltage vs Duty Ratio

 V_{LCD} is the maximum amplitude for LCD driving voltage.



Typical application for LCD operating voltage generation

Note 1: Take care the Noise input on the V_R terminal as designed in high impedance. Short wiring or sealed wiring are required to avoid the noise input, if necessary.

Note 2: The capacitor connected CV_1V_4 and CV_2V_3 terminals are required to operate with the LCD panel actually.

New Japan Radio Co., Ltd.

Downloaded from Elcodis.com electronic components distributor




(5-2) Relation between oscillation frequency and LCD frame frequency

As the NJU6465 incorporate oscillation capacitor and resistor for CR oscillation, 192kHz oscillation is available without any external components.

The LCD frame frequency example mentioned below is based on 212kHz oscillation. (1 clock = 4.76us)

1/36 duty ratio



1 frame = 4.76(us) * 66 * 36 = 11.3(ms) Frame frequency = 1 / 11.3(ms) = 88.5(Hz)

New Japan Radio Co., Ltd.



(6) Interface with MPU


Interface circuits of NJU6465 can be connected to serial or 4/8-bit parallel. NJU6465 can be interfaced with both of 4/8-bit MPU and the two-time 4-bit or one-time 8-bit data transfer is available.

(6-1) 4-bit MPU interface

When the interface length is 4-bit, the data transfer is performed by 4 lines connected to DB_4 to DB_7 (DB_0 to DB_3 are not used). The data transfer with the MPU is completed by the two-time 4-bit data transfer.


The data transfer is executed in the sequence of upper 4-bit (the data DB₄ to DB₇ at 8-bit length) and lower 4-bit (the data DB₀ to DB₃ at 8-bit length).

The busy flag check can be executed after two-time 4-bit data transfer (1 instruction execution by two-time transfer). In this case, the data of busy flag and address counter contents are also output twice.



Downloaded from Elcodis.com electronic components distributor

(6-2) 8-bit MPU interface



(6-3) Serial interface

Serial interface circuit is activated when the P/S terminal is set to "L" level then the chip select terminal (CS) goes to "L" level. The data input/output is MSB first like as the order of DB_7 , $DB_8 \cdots DB_0$.


The input data is entered into the shift register synchronized at the rise edge of the serial clock SCL. The shift register converted to parallel data at the CS rise edge input.

In case of entering over than 8-bit data, valid data is last 8-bit data.

The output data is exited from the shift register synchronized at the fall edge of the serial clock SCL.

The time chart for the serial interface is shown below.

Note : The level ("L" or "H") of RS and R/W terminals should be set before CS terminal goes to "L" level.



ABSOLUTE MAXIMUM RATINGS

(Ta=25℃)

PARAMETER	SYMBOL	RATINGS	UNIT
Supply Voltage	Vod	- 0.3 ~ + 7.0	٧
Input Voltage	V _{1 N}	- 0.3 ~ V _{DD} +0.3	٧
Operating Temperature	Topr	- 30 ~ + 80	°C
Storage Temperature	Tstg	- 55 ~ + 125	°C

- Note 1) If the LSI are used on condition above the absolute maximum ratings, the LSI may be destroyed. Using the LSI within electrical characteristics is strongly recomended for normal operation. Use beyond the electric characteristics conditions will cause malfunction and poor reliability.
- Note 2) Decoupling capacitor should be connected between V_{DD} and V_{SS} due to the stabilized operation for the Voltage converter.

Note 3) All voltage values are specified as $V_{ss} = 0V$

Note 4) The relation : $V_{DD} > V_{SS}$, $V_{DD} > V_{SS} \ge V_{50UT}$, $V_{SS}=0V$ must be maintained.

ELECTRICAL CHARACTERISTICS


($V_{DD}=3V\pm 20\%$, Ta=-20 ~ +75°C)

PARAM	ETER	SYMBOL	CONDITIONS	MIN.	TYP.	MAX.	UNIT	Note
Operationg Vo	ltage	VDD		2.4	3.0	3.6	۷	
		V _{1H}		0.8VDD		Voo	٧	5
Input Voltage	1	VIL				0. 2V _{DD}	٧	5
	-	۷он	-1 _{он} =0. 205mA, V _{DD} =3V	2.0			۷	6
Output Voltag	e	Vol	I₀∟=1.6mA , V₀₀=3V			0.5	٧	6
Driver On-res	ist. (COM)	RCOM	$\pm I_{d}=1 \mu A$ (All com term.)			20	kΩ	9
Driver On-res	ist.(SEG)	RSEG	$\pm I_{d}=1 \mu A$ (All seg term.)			30	kΩ	9
Input Leakage	Current	1.1	$V_{IN} = 0$ or V_{DD}	-1		1	uA	7
Pull-up MOS C	urrent	- _P	V _{DD} =3V (All DB terminals)	10	25	50	uA	
		1001	V _{DD} =3V, f _{OSC} =Internal Osc. V₅=-5V, during display		180	250	uÅ	8
Operating Cur	rent	1002	V _{DD} =3V, f _{OSC} =Internal Osc. during access, t _{CYCE} =5us			500	uA	8
		Гора	V _{DD} =3V,f _{OSC} =Internal Osc. during Powerdown mode			20	uA	8
Voltage Converter	Output Voltage	VGOUT	V _{□□} =3V, I _{□□1} =100uA, Ta=25°C	-4.6	-4. 8		v	
(Tripler)	Voltage Efficiency	V _{ef}	R∟=∞	90. 0	95. 0		%	
Voltage Converter	Output Voltage	Vsout	V⊳⊳=3V, Iou⊤=100uA, Ta=25°C		-1.8		۷	
(Doubler)	Voltage Efficiency	Vef	R∟=∞		95. 0		%	
Voltage	Reference Voltage	VREF	Contrast Control=(00)⊣, Ta=25℃	V₀₀−0. 75	V _{DD} -1.05	V _{DD} −1.35		
Regulator	Output Voltage	Vreg	$R_{L}=\infty$, $V_{\text{BOUT}}=-6V$, $Ta=25^{\circ}C$, $R_{\circ}=180K\Omega$, $R_{b}=820K\Omega$, Contrast Control=(00) H		V₀₀-5.8		V	
Bleeder resis	tance	Rв	V _{DD} -V ₅ =3V		5		MΩ	-
Oscillation F	requency	fosc	V _{DD} =3V, Ta=25℃	135	212	289	kHz	
LCD Driving V	oltage	VLCD	V _{LCD} =V _{DD} -V ₅	V _{DD} -3.0		V _{□D} -13.5	۷	10

New Japan Radio Co., Ltd.




Note 5) Input/Output structure except LCD driver are shown below:




·Input/Output Terminal Structure

DBo to DB7 Terminals




- Note 6) Apply to the Output and Input/Output Terminals.
- Note 7) Except pull-up resistance current and output driver current.
- Note 8) Except Input/output current but including the current flow on bleeder resistance. If the input level is medium, current consumption will increase due to the penetration current. Therefore, the input level must be fixed to "H" or "L".


Operating Current Measurement Circuit




New Japan Radio Co., Ltd.

- Note 9) R_{COM} and R_{SEG} are the resistance values between power supply terminals (V_{DD} , V_{SOUT}) and each common terminal (COM₁ to COM₃₂, COMMK₁ to COMMK₄) and supply voltage (V_{DD} , V_{SOUT}) and each segment terminal (SEG₁ to SEG₆₀, SEGM₁ and SEGM₂) respectively, and measured when the current I_d is flown on every common and segment terminals at a same time.
- Note 10) Apply to the output voltage from each COM and SEG are less than $\pm 0.15V$ against the LCD driving constant voltage (V_{DD} , V_{50UT}) at no load condition.





Voltage Tripler/Doubler Operation Clock Frequency = 10kHz



Bleeder Resistance and Buffer Amplifire



* Bus timing characteristics (V_DD = 3.0V±20%, V_SD = 0V, Ta = -20 ~ +75 °C)

Write operation (Write from MPU to NJU6465)

PARAMET	ΓE R	SYMBOL	MIN	MAX	CONDITION	UNIT
Enable cycle time		t _{cyce}	1			us
Enable pulse widt	n "1" level	PWEH	400			
Enable rise time,	fall time	ter, ter		20	-	1
Set up time	RS, R/W, E	t₄s	200		fig.1	ns
Address hold time	• • • • • • • • • • • • • • • • • • •	t _{AH}	200		1	
Data set up time		t _{osw}	200		-	
Data hold Time		t _H	200		1	

Timing Characteristics (Write operation)




fig. 1

-New Japan Radio Co.,Ltd.

Read operation (Read from NJU6465 to MPU)

PARAMETER		SYMBOL	MIN	MAX	CONDITION	UNIT
Enable cycle time		toyce	1			us
Enable pulse width "1"	level	P₩₌н	750			
Enable rise time, fall	time	ter, ter		20		
Set up time RS,	R/W, E	tas	200		fig.2	ns
Address hold time		tan	200			
Data delay time		t _{ddr}		750		
Data hold time		t _{DHR}	200			

Load Condition of DBO to DB7 : CL=100pF

Timing Characteristics (Read operation)




fig. 2

New Japan Radio Co., Ltd.

5

		(V _{DD} = 3.	0V±20%.	$V_{ss} = 0V$,	Ta = -20 ~	+75°℃)
PARAME	TER	SYMBOL	MIN	MAX	CONDITION	UNIT
Serial clock cycle	time	t _{cyce}	1			us
Serial clock "1"	level	t _{sch}	300			ns
width "O"	level	tsci	700			ns
Serial clock rise a	und fall Time	tscr.tscr		20		ns
Chip select pulse w	ridth	P₩ _{cs}	500]	ns
Chip select set up	time	t _{csu}	200			ns
Chip select hold ti	me	t _{cH}	200		fig.3	ns
Chip Select rise ar	nd fall Time	t _{cs} , t _{cs}	•	20		ns
Set up time	RS, R/W - CS	t _{AS}	200			ns
Address hold time	CS - RS, R/W	t _{AH}	200			ns
Serial input data s	set up time	tsisu	200			ns
Serial input data b	nold time	tsiH	200			ns
Serial output data	delay time	tsop		700		ns
Serial output data	hold time	t _{son}	200			ns

• Serial Interface Sequence

Serial Interface




fig. 3


-New Japan Radio Co.,Ltd.

Downloaded from <u>Elcodis.com</u> electronic components distributor



• The input Condition when using the Hardware Reset Circuit

Input timing




PARAMETER	SYMBOL	CONDITION	MIN	MAX	UNIT
Reset input "O" level width	t rsl	fosc =212kHz	1.2	-	ms

• Power Supply Condition when using the internal initialization circuit(Ta = -20 ~ +75 °C)

PARAMETER	SYMBOL	CONDITION	MIN	MAX	UNIT
Power supply rise time	troo		0. 1	5	
Power supply OFF time	torr		1		ms

Since the internal initialization circuits will not operate normally unless the above conditions are met, in such a case initialize by instruction. (Refer to initialization by the instruction)



 t_{OFF} specifies the power off time in a short period off or cyclical on/off.


New Japan Radio Co., Ltd.



5

LCD DRIVING WAVE FORM

1/36 Duty Driving





APPLICATION CIRCUITS (1)


STBY 7-Segment Diplay Panel or Icon Display Ģ 1 6 79 LCD Panel(12-Character 4-Line) **∔**†† . -٠ *** -----• • . . ••• Ш SEGBO SEGS1 COM9 COM16 COM25 COM25 COM22 SEGM2 COM24 COM17 COM17 COM1 COM1 COM1 COM1 COM1 SEGM1 SEG 1 NJU6465 BOTTOM VIEW

> 12-character 4-line Display Example (The terminal description is "Mode A".)

-New Japan Radio Co.,Ltd.



APPLICATION CIRCUITS (2)



12-character 4-line Display Example (The terminal description is "Mode B".)

-New Japan Radio Co., Ltd.

MEMO

[CAUTION] The specifications on this databook are only given for information , without any guarantee as regards either mistakes or omissions. The application circuits in this databook are described only to show representative usages of the product and not intended for the guarantee or permission of any right including the industrial rights.