

PRELIMINARY

DOT MATRIX LCD 80-OUT SEGMENT DRIVER

GENERAL DESCRIPTION


The NJU6415 is a serial input, 80-out segment driver for dot matrix LCDs, especially useful as extension driver for LCD controller drivers like NJU6426.

It consists of bidirectional shift register, 80-bit latch, and 80-out high voltage LCD drivers.

The bidirectional shift register performs the efficient extension driver allocation according to the number of characters and easy wiring with the LCD panel.

As the 80-driver has 4 level voltage input to drive the LCD, adjustable driving voltage according to the LCD panel can be supplied from the external power source.

PACKAGE OUTLINE




NJU6415F

FEATURES


- 80 Segment Drivers
- 80-bit Shift Register
 - (Bidirectional Shift Register)
- Two of Shift Direction Select Terminal
- Fast Data Transmission (Shift Clock 3.3 MHz min.)
- External Power Supply for LCD Driving Voltage
- LCD Driving Voltage --- V_{DD} 3.0V ~ V_{DD} 13.5V
- Operating Voltage --- 5.0 V ± 10 %
 - Package Outline --- QFP100/Chip
- C-MOS Technology

BLOCK DIAGRAM



New Japan Radio Co., Ltd.

PIN CONFIGURATION



TERMINAL DESCRIPTION

NO.	SYMBOL	FUNCTION
1~30 51~100	$\begin{array}{l} SEG_{30} \sim SEG_{1} \\ SEG_{80} \sim SEG_{31} \end{array}$	LCD segment driving terminal. Each terminal corresponds to each bit of shift register
41	DI	Data input terminal. The DI terminal is fixed the input terminal regardless the shift direction. Display data is input synchronized with the clock signal.
42	DO	Data output terminal. The DO terminal is fixed the output terminal regardless the shift direction. The data is output synchronized with the clock signal.
40	SCL	Shift register clock pulse input terminal. The data is shifted in the shift register by the falling edge of the clock pulse. A data setup time and hold time are required between data input and SCL. Clock pulse rising time and falling time should be set less than 50ns (MAX) respectively.
39	SHL	Shift direction select terminal. "H" : Shift direction is from 80th bit to 1st bit. "L" : Shift direction is from 1st bit to 80th bit. The DI and DO terminals are fixed input and output terminal re- spectively regardless this terminal input level.
37	LP	Latch pulse input terminal. The data in the shift register is latched to the Latch by this signal. "H": Data writing, "L": Data latch
44	LM	Alternate signal input for LCD driving.
46 36	V _{DD} Vss	Power supply terminal (connect to the controller's V_{DD} terminal) Power supply terminal (connect to the controller's V_{SS} terminal)
33,35,34,32 31	V ₀ , V ₂ , V ₃ , V ₅ V _{SSH}	LCD driving power source terminals. VDD≧V0≧V2≧V3≧V5≧VSSH
38,43,45 47~50	NC	Non connection.(Normally open)

-New Japan Radio Co.,Ltd.-

5

FUNCTIONAL DESCRIPTION

(1) Shift register control

The 80-bit shift register is a bidirectional register. The shift direction of 80-bit bidirectional shift register is shown below:

Control Terminal	Input	Shift Direction			
	"H"	80 → 1			
SHL	"L"	. 1 → 80			

(Note) DI and DO terminals are fixed input and output terminal respectively regardless the SHL input level.

(2) LCD driver output truth table

Input Data	Selection/Non-selection	LM	Driver Output (SEG1 to SEG80)
		н	٧₅
"Н"	Selection	L	V ₀ (V _{DD})
, 11 tr	New and a shire	H	٧ ₃
L	Non-selection	L	V2

ABSOLUTE MAXIMUM RATINGS

(Ta=25°C)

PARAMETER	SYMBOL.	RATINGS	UNIT
Supply Voltage (1)	Vdd	- 0.3 ~ + 7.0	۷
Supply Voltage (2) Note 1)	V0, V2, V3, V5, Vssh	V_{DD} -13.5 ~ V_{DD} +0.3	۷
Input Voltage	VIN	$-0.3 \sim V_{DD}+0.3$	٧
Operating Temperature	Topr	- 30 ~ + 80	Ĉ
Storage Temperature	Tstg	- 55 ~ + 150	Ĉ

Note 1) The relation : $V_{DD} \ge V_0 \ge V_2 \ge V_3 \ge V_5 \ge V_{SSH}$ must be maintained.

-New Japan Radio Co., Ltd.

5

ELECTRICAL CHARACTERISTICS

JRC

• DC Characteristics

($\gamma_{\text{DD}}\text{=}57\pm10\%$, Ta=-20 \sim +75°C)

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNIT
	V _{IH}		0.8V _{DD}		VDD	v
Input Voltage Notel)	VIL				0.2V _{DD}	۷
	Іін	$V_{1H} = V_{DD}$			1	
Input Current Notel)	Ггг	$V_{1L} = OV$	- 1			μΑ
	Vон	lo = -40μA	4.2			v
Output Voltage Note2)	Vol	lo = 0.4mA			0.4	
Driver On-resistance Note3)	Ron	ld = 0.05mA			5	kΩ
Operating Current (Logic Part)	lsso	LM,LP=130µs cycle, SCL=1.5MHz. Every one bit Inverted Data. No Load.		1.1	1.5	mA
Operating Current (LCD Driver Part)	lssно	LM.LP=130µs cycle, SCL=1.5MHz. Every one bit Inverted Data. No Load.		70	100	μA
LCD Driving Voltage	VLCD	V _{SSH} Terminal, V _{DD} =5V	V _{DD} -3.0		V _{DD} -13.5	۷

Note 1) Apply to LM, LP, SCL, SHL and DI terminals.

Note 2) Apply to DO terminal.

Note 3) Apply to SEG₁ \sim SEG₈₀ terminals.


• AC Characteristics

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNIT
Propagation Delay Time	Tplh(HL)				250	ns
Maximum Operating Frequency	fsci	Duty = 50 %	3.3			MHz
SCL Pulse Width	Tws		125			ns
LP Pulse Width	Twl		125			ns
Set up Time	Tset		50			ns
$SCL \rightarrow LP$ Time	Tsl	·	250			ns
$LP \rightarrow SCL$ Time	Tls		0			ns
Data Hold Time	THOLD		50			ns
SCL Rise, Fall Time	Trs, Trs				50	ns
LP Rise, Fall Time	TRL, TFL				- 1	μs

-New Japan Radio Co.,Ltd.




AC CHARACTERISTICS TIMING CHART




-New Japan Radio Co.,Ltd.

5





SEGMENT SIGNAL OUTPUT TIMING




PARAMETER	SYMBOL	CONDITIONS	MIN	ТҮР	MAX	UNIT
LP - SEG Output Delay Time	TLPSD	$C_{L} = 100 pF$			4.5	
LM - SEG Output Delay Time	TLMSD	$C_{L} = 100 pF$			4.5	μs

-New Japan Radio Co., Ltd.



LCD DRIVING WAVEFORM EXAMPLE

1/5 Bias, 1/16 Duty Ratio



* Note : In case of V_0 terminal connected to the V_{DD} .


5

New Japan Radio Co., Ltd.



APPLICATION CIRCUIT

24-character 4-line Display Example (NJU6426 + NJU6415)



-New Japan Radio Co., Ltd.

5

MEMO

[CAUTION] The specifications on this databook are only given for information , without any guarantee as regards either mistakes or omissions. The application circuits in this databook are described only to show representative usages of the product and not intended for the guarantee or permission of any right including the industrial rights.

New Japan Radio Co., Ltd.