

# CMOS MT8860 **DTMF** Decoder

#### ww.DataSheet4U.com

#### Features

- **Central Office guality detection** •
- Excellent voice talk-off
- Detect times down to 20ms
- Single supply 5V or 8 to 13V operation •
- Latched three-state buffered outputs •
- **Detects all 16 DTMF combinations** •
- Uses inexpensive 3.58 MHz crystal ٠
- Low power CMOS circuitry
- Adjustable acquisition & release times


#### Applications

In DTMF Receivers For


- End to end signalling •
- Control systems
- PABX
- **Central Office**
- Mobile Radio
- Key systems
- Tone to pulse converters

#### Description

The Mitel MT8860 detects and decodes all 16 DTMF tone pairs. The device accepts the high group and low group squarewave signals from a DTMF FILTER (Mitel MT8865) and provides a three-state buffered 4 Bit binary output. The clock signals are derived from an on-chip oscillator requiring only a single



resistor and low cost TV crystal as external components. The MT8860 is implemented in CMOS technology and incorporates an on chip regulator, providing low power operation and power supply flexibility.



### Absolute Maximum Ratings\*

	Paramete	er	Symbol	Min	Max	Units
1	V <sub>DD</sub> - V <sub>EE</sub>		T		15	V
2	V <sub>DD</sub> - V <sub>SS</sub> (Low Impedance Sup	ply)			5.5	V
3	Voltage on any pin except OS			V <sub>EE</sub> -0.3	V <sub>DD</sub> + 0.3	V
4	Voltage on OSC1, OSC2			V <sub>SS</sub> -0.3	V <sub>DD</sub> + 0.3	V
5	Max. Current at any pin (exce	ot V <sub>DD</sub> & V <sub>EE</sub> )	lı lı		10	mA
6	Storage Temperature	C Package E Package	T <sub>STG</sub> T <sub>STG</sub>	- 65 - 65	+ 150 + 125	°℃ ℃
7	Power Dissipation	C Package <sup>®</sup> E Package <sup>®</sup>	P <sub>D</sub> P <sub>D</sub>		1000 450	mW mW

\*Exceeding these values may cause permanent damage. Functional operation under these conditions is not implied. <sup>©</sup>Derate above 75 °C at 16 mW / °C. All leads soldered to board.

<sup>®</sup>Derate above 25 °C at 6.3 mW / °C. All leads soldered to board.

### Recommended Operating Conditions - All voltages referenced to V<sub>EE</sub> unless otherwise stated

	Parameter	Sym	Min	Тур	Max	Units	Test Conditions
1	DC Power Supply Voltage (V <sub>DD</sub> -V <sub>EE</sub> )	V <sub>DD</sub> V <sub>DD</sub>	4.75 8	5	5.25 13	v v	Connections, Fig. 5a Connections, Fig. 5b
2	Operating Temperature	То	- 45		+ 85	°C	

\* Typical figures are at 25°C and are for design aid only: not guaranteed and not subject to production testing.

#### DC Electrical Characteristics - All voltages referenced to V<sub>EE</sub>, T<sub>A</sub> = 25°C f<sub>c</sub> = 3.579545 MHz unless otherwise stated.

		Characteristics	Sym	Min	Тур⊧	Max	Units	Test Conditions
1		Operating Supply Voltage (V <sub>DD</sub> - V <sub>EE</sub> )	V <sub>DD</sub> V <sub>DD</sub>	4.75 8	5	5.25 13	v v	Connections Fig. 5a Connections Fig. 5b
2	s	Internal Logic Ground Voltage (V <sub>DD</sub> - V <sub>SS</sub> )	V <sub>DDSS</sub> V <sub>DDSS</sub>	4.75 6.0	6.5	5.25 7.5	V V	Connections Fig. 5a I <sub>dd</sub> = 7mA
3	U P P	Operating Supply Current	l <sub>DD</sub> I <sub>DD</sub>		1.3 2.5	4 5	mA mA	5V 12V V <sub>DD</sub> - V <sub>SS</sub> = 5.5V
4	r L Y	Internal Logic Ground Pin Current	Iss		5.5	6.7	mA	$12V R_{SSEE} = 900\Omega$
5		Operating Power Consumption	P <sub>O</sub> P <sub>O</sub>		6.5 66		mW mW	5V 12V
6		High Level Input Voltage (All Inputs Except OSC1)	V <sub>iH</sub> V <sub>IH</sub>	3.5 8.5			V V	5V 12V
7		Low Level Input Voltage (All Inputs Except OSC1)	V <sub>IL</sub> V <sub>IL</sub>			1.5 3.5	V V	5V 12V
8	l N P	High Level Input Voltage OSC1	V <sub>iHO</sub> V <sub>iHO</sub>	3.5 10.5			v v	5V 12V
9	U U T	Low Level Input Voltage OSC1	V <sub>ILO</sub> V <sub>ILO</sub>			1.5 1.5	v v	5V Ref V <sub>SS</sub> 12V Ref V <sub>SS</sub>
10	S	Steering Input Threshold Voltage	V <sub>TSt</sub> V <sub>TSt</sub>	2.04 5.4	2.27 6.0	2.5 6.6	v v	5V 12V
11		Pull Down Sink Current (INH)	l <sub>SI</sub> I <sub>SI</sub>	10 10	25 190	75 400	μ <b>Α</b> μ <b>Α</b>	5V 12V
12	1	Pull Up Source Current (TOE)	Iso	2	7	45	μΑ	5V + 12V
13	1	Input High Leakage Current	lін		0.1	1.5	μΑ	5V or 12V
14	1	Input Low Leakage Current	1 <sub>LH</sub>		0.1	1.5	μΑ	5V or 12V

\* Typical figures are at 25°C and are for design aid only: not guaranteed and not subject to production testing

		Characteris	tics	Sym	Min	Typ⁺	Max	Units	Test Conditions
15	VWW.	High Level Output V (All Outputs Except		V <sub>OH</sub> V <sub>OH</sub>	4.9 11.9			V V	5V 12V
16		Low Level Output Vo (All Outputs Except		V <sub>OL</sub> V <sub>OL</sub>			0.1 0.1	V V	5V 12V
17		High Level Output V OSC2	oltage	V <sub>ОНО</sub>	4.9 11.9			v v	5V 12V
18	O U	Low Level Output Vo OSC2	oltage	V <sub>OL</sub> V <sub>OL</sub>			0.1 0.1	v v	5V Ref V <sub>SS</sub> 12V Ref V <sub>SS</sub>
19	T P U T	Output Drive Currer P Channel Source (All Outputs Except (		Iон Iон	0.4 0.5	0.6 0.8		mA mA	5V V <sub>OH</sub> = 4.6V 12V V <sub>OH</sub> = 11.5V
20	S	Output Drive Currer N Channel Sink (All Outputs Except (		Ι <sub>ΟL</sub> Ι <sub>ΟL</sub>	0.8 1.0	1.2 1.6		mA mA	5V V <sub>OL</sub> = 0.4V 12V V <sub>OL</sub> = 0.5V
21		Output Drive Curren P Channel Source	it - OSC2	l <sub>Он</sub> l <sub>Он</sub>	90 90	120 120		μ <b>Α</b> μ <b>Α</b>	5V V <sub>OH</sub> = 4.6V 12V V <sub>OH</sub> = 11.5V
22		Output Drive Curren N Channel Sink	I <sub>OL</sub> I <sub>OL</sub>	100 100	160 160		μ <b>Α</b> μ <b>Α</b>	$5V V_{OL} = 0.4V$ 12V V <sub>OL</sub> = 0.5V	
23		Tristate Output Current (High Impedance State)	L1-L4 = H L1-L4 = L L1-L4 = H L1-L4 = L	l <sub>OZ</sub> l <sub>OZ</sub> l <sub>OZ</sub> l <sub>OZ</sub>		0.035 0.1 0.1 0.3	1.5 1.5 1.5 1.5	μ <b>Α</b> μ <b>Α</b> μ <b>Α</b> μ <b>Α</b>	$\begin{array}{l} 5V Appl V_{OL} = 0V \\ 5V Appl V_{OH} = 5V \\ 12V Appl V_{OL} = 0V \\ 12V Appl V_{OH} = 12V \end{array}$

DC Electrical Characteristics (cont'd)-All voltages referenced to  $V_{EE}$ ,  $T_A = 25 \circ C$   $f_c = 3.579545$  MHz unless otherwise stated.

<sup>+</sup> Typical figures are at 25°C and are for design aid only: not guaranteed and not subject to production testing. Test Conditions: 5V: V<sub>DD</sub> - V<sub>EE</sub> = 5V V<sub>SS</sub> = V<sub>EE</sub> Connection as Fig. 5a, 12V: V<sub>DD</sub> - V<sub>EE</sub> = 12V R<sub>SSEE</sub> = 900 $\Omega$  Connection as Fig. 5b For Input current parameters only V<sub>IH</sub> = V<sub>IHO</sub> = V<sub>DD</sub>, V<sub>IL</sub> = V<sub>EE</sub>, V<sub>ILO</sub> = V<sub>SS</sub>

#### AC Electrical Characteristics - $V_{DD} = 5V$ , $T_A = 25 \circ C f_c = 3.579545$ MHz unless otherwise stated.


		Characteristics	Sym	Min	Тур	Max	Units	Test Conditions				
1		Tone Freq. Deviation Accept	$\Delta f_A$			±2.5	%Nom.					
2		Tone Freq. Deviation Reject	$\Delta f_R$	±3.5			%Nom.					
3	D E	Tone Present Detection Time (MT8860X)	t <sub>DP</sub>	6		10	ms					
4	TE	Tone Absent Detection Time (MT8860X)	t <sub>DA</sub>	0.6		6	ms					
5	c	Guard Time (Por A)	t <sub>GT</sub>									
6	0	Time to Receive = $(t_{DP} + t_{GTP})$	t <sub>REC</sub>	]								
7	R	Invalid Tone Duration (f <sub>n</sub> of t <sub>REC</sub> )	t <sub>rec</sub>		Adjustable Functions of t <sub>GT</sub> - See Figs. 2,6,7.							
8		Interdigit Pause = $(t_{DA} + t_{GTA})$	t <sub>iD</sub>									
9		Acceptable Dropout (f <sub>n</sub> of t <sub>ID</sub> )	t <sub>DO</sub>									
10		FL FH Input Transition Time	t <sub>T</sub>			1.0	μs	10% - 90% V <sub>DD</sub>				
11	I/P	Capacitance Any Input	С		5	7.5	pF					

\* Typical figures are at 25°C and are for design aid only: not guaranteed and not subject to production testing. WWW.DataSheet4U.com

		Charact	eristics	Sym	Min	Тур	Max	Units	Test Conditions
12	W	<b>Propagation Del</b>	ay St to L <sub>1</sub> -L <sub>4</sub>	tρL		8	11	μs	V <sub>DD</sub> 5V or 12V
13	0	U Propagation Dela	ay St to StD	tpstD		12	14	μs	V <sub>DD</sub> 5V or 12V
14	т	Sync. Delay L1-L4	to StD	t <sub>LStD</sub>		3.43		μ <b>s</b>	V <sub>DD</sub> 5V or 12V
15	P U	Propagation Del L1-L4 - Enable	ay TOE to	t <sub>РТЕ</sub> t <sub>РТЕ</sub>		300 200		ns ns	V <sub>DD</sub> 5V V <sub>DD</sub> 12V
16	т 5	Propagation Del L1-L4 - Disable	ay TOE to	t <sub>PTD</sub> t <sub>PTD</sub>		300 200		ns ns	V <sub>DD</sub> 5V V <sub>DD</sub> 12V
17		Crystal/Clock Fre	equency	fc	3.5759	3.5795	3.581	MHz	OSC1 OSC2
18	C L O C	Clock Input (OSC 1)	Rise Time Fall Time Duty Cycle	t <sub>LHCI</sub> t <sub>HLCI</sub> DC <sub>CI</sub>	40	50	110 110 60	ns ns %	10% - 90% V <sub>DD</sub> -V <sub>SS</sub> Externally Applied Clock
19	ĸ	Clock Output (OSC 2)	Capacitive Load	CLO			30	pF	

### AC Electrical Characteristics cont'd - V<sub>DD</sub>=5V, T<sub>A</sub>=25°C f<sub>c</sub>=3.579545 MHz unless otherwise stated.

\* Typical figures are at 25°C and are for design aid only: not guaranteed and not subject to production testing.



#### EXPLANATION OF EVENTS

- A) TONE BURSTS DETECTED, TONE DURATION INVALID, OUTPUTS NOT UPDATED
- B) TONE #n DETECTED, TONE DURATION VALID, TONE DECODED AND LATCHED IN OUTPUTS.
- C) END OF TONE #n DETECTED, TONE ABSENT DURATION VALID, OUTPUTS REMAIN LATCHED UNTIL NEXT VALID TONE.
- D) OUTPUTS SWITCHED TO HIGH IMPEDANCE STATE.
- E) TONE #n+1 DETECTED, TONE DURATION VALID, TONE DECODED AND LATCHED IN OUTPUTS (CURRENTLY HIGH IMPEDANCE).
- F) ACCEPTABLE DROPOUT OF TONE #n + 1, TONE ABSENT DURATION INVALID, OUTPUTS REMAIN LATCHED
- G) END OF TONE #n + 1 DETECTED, TONE ABSENT DURATION VALID, OUTPUTS REMAIN LATCHED UNTIL NEXT VALID TONE.

Figure 2- Timing Diagram

	al Tone acter	TOE	L4	L3	L2	L1	Detected Character INH	ESt	ESt	St	GT	StD*				
DR	X 1 2 3 4 5 6 7	ettij.c H H H H H H H H H H H H H H H H H H		ZLLLHHH	ZLHHLLH	Z H L H L L	None 0 X L DR H D H	L H H L	L H L H	L L H H Fig. 3c)	L Z Z H Steering	L L H H				
	7 8 9 0			H L L L	H L L H H	L H L H L H	Fig. 3b) Inhibit Function *Delayed wrt St. For the purpose of these Tables consider: V <sub>St</sub> < V <sub>TSt</sub> Logic LOW (L)									
D	# B C D	x	HHHHL	HHHL	L L H L	L H L H L	$V_{St} > V_{TSt}$ Logic HIGH (H) H = LOGIC HIGH L = LOGIC LOW									

Fig. 3 - Coding Tables

### **Pin Description**

Pin #	Name	Description
1	OSC2	Clock Output.
2	OSC1	<b>Clock Input</b> . 3.579545MHz crystal with parallel 5M resistor connected between this pin and OSC2 completes the internal oscillator, running between $V_{DD}$ and $V_{SS}$ .
3	IC	Internal Connection. For testing only. Must be left open circuit.
4	FH	High Frequency Group Input. Accepts single rectangular wave High group tone from DTMF filter.
5,6, 7,8	L1,L2, L3, L4	<b>Data Outputs.</b> Three-state buffered. Provides 4 Bit binary word corresponding to the tone pair decoded, when enabled by TOE. See Fig. 3 for state table.
9	TOE	Three-state Output Enable Input. Logic high on this input enables outputs L1-L4. Internal pull-up.
10	V <sub>SS</sub>	Internal Logic Ground. For $V_{DD}$ - $V_{EE}$ = 5V $V_{SS}$ connected to $V_{EE}$ . For $V_{DD}$ - $V_{EE}$ > 8V, $V_{SS}$ connected via resistor to $V_{EE}$ see Fig. 5.
11	V <sub>EE</sub>	Negative Power Supply. External logic ground.
12	INH	Inhibit Input. Logic high inhibits detection of tones representing characters #, *, A, B, C, D. Internal pull-down.
13	FL	Low Frequency Group Input. Accepts single rectangular wave low group tone from DTMF filter.
14	St	<b>Steering Input.</b> A voltage greater than $V_{TSt}$ on this input causes the device to accept validity of the detected tone pair and latch the corresponding codeword at the outputs. Voltage $< V_{TSt}$ on this pin frees the device to accept a new tone pair, see Fig. 3c and Functional Description.
15	StD	<b>Delayed Steering Output</b> . Flags when a valid tone pair has been received. Presents logic high when output latch updated. When St voltage exceeds V <sub>TSt</sub> . Returns to logic low when St voltage falls below V <sub>TSt</sub> .
16	ESt	<b>Early Steering Output.</b> Presents a logic high immediately the digital algorithm detects a recognizable tone pair. Any momentary loss of the incoming tone or excessive distortion of the tone will cause ESt to return to a logic low .
17	GT	<b>Guard Time Output.</b> Three-state output. Normally connected to St, is used in the steering algorithm and is a function of St and ESt (See Fig. 3c).
18	V <sub>DD</sub>	Positive Power Supply. www.DataSheet4U.con

3

#### **Functional Description**

The Mitel MT8860 is a CMOS Digital DTMF Detector and Decoder. Used in conjunction with a suitable DTMF filter (Mitel MT8865) it can detect and decode all 16 standard DTMF tone pairs, accurately discriminating between adjacent frequencies in both high and low groups in the presence of noise and normal voice signals.

To form a complete DTMF receiver the MT8860 must be preceded by a DTMF filter, the function of which is to separate the high group and low group components of the composite dual tone signal and limit the resulting pair of sine wave signals to produce rectangular wave signals having the same frequencies as the individual components of the composite DTMF input. The High Group and Low Group rectangular waves are applied to the MT8860's FH and FL inputs respectively. Mitel's MT8865 DTMF Filter provides these functions.

Within the MT8860 the FL and FH signals are operated on by a complex averaging algorithm. This is implemented using digital counting techniques (Control/Discriminators Fig. 1) to determine the frequencies of the incoming tones and verify that they correspond to standard DTMF frequencies. When both High Group and Low Group signals have been simultaneously detected a flag ESt (Logic High) is generated. ESt is generated (cancelled) rapidly on detecting the presence (absence) of a DTMF tone pair (see Fig. 2) and is used to perform a final validity check.

The final validity check requires the input DTMF signal to be present uninterrupted by drop out or excessive distortion (which would result in ESt being cancelled) for a minimum time (t<sub>REC</sub>) before being considered valid. This contributes greatly to the talk-off performance of the system. The check also imposes a minimum period of "tone absent" before a valid received tone is recognized as having ended. This allows short periods of drop out (t<sub>DO</sub>) or excessive noise to occur during a received tone, without it being misinterpreted as two successive characters by the steering circuit (ESt, St, GT). A capacitor C (Fig. 7a) is charged via resistor R from ESt when a DTMF tone pair is detected. After a period  $t_{GTP}$  V<sub>c</sub> exceeds the St input threshold voltage V<sub>TSt</sub> setting an internal flag indicating the detected signal is valid. Functioning of the check algorithm is completed by the three state output GT which is normally connected to St and operates under the control of ESt and St. Its mode of operation is shown by the steering state table (Fig. 3c) and timing diagram (Fig. 2).

Internally the presence of the ESt flag allows the control/discriminator to identify the detected tones to the code converter which in turn presents a 4 bit binary code word, corresponding to the original transmitted character, to the output latch. The appearance of the internal St flag clocks the latch, presenting the output code at the tristate outputs  $L_1$  to  $L_4$ . The St internal flag is delayed (by  $t_{PStD}$ ) and appears at the StD output to provide a strobe output function indicating that a new character has been received and the output updated. StD will return to a logic low after the St flag has been reset by  $V_c$  (Fig. 7a) falling below  $V_{Tst}$ .

Increasing the "time to receive"  $t_{REC}$  tends to further improve "talk-off" performance (discrimination against voice simulation of a DTMF tone pair) but degrades the acceptable signal to noise ratio for the incoming signal. Increasing interdigit pause  $t_{ID}$  further reduces the probability of receiving the same character twice and improves acceptable signal-to-noise ratio but imposes a longer interdigit pause. Reducing  $t_{REC}$  or  $t_{ID}$  has the opposite effect respectively. The values of  $t_{REC}$  and  $t_{ID}$  can be tailored by adjusting  $t_{GTP}$  and  $t_{GTA}$  as shown in Fig. 7.

When  $L_1 - L_4$  are connected to a data bus TOE may be controlled by external circuitry or connected directly to StD automatically enabling the outputs whenever a tone is received. In either case StD may be used to flag external circuitry indicating a character has been received.

The MT8860 may be operated from either a 5 volt or 8 to 13 volt supply by use of the internal zener reference. The relevant connection diagrams are shown in Fig. 5.

When using the MT8860 with the MT8865 DTMF Filter it is only necessary to use the MT8865 crystal oscillator (see Fig. 6). When using the higher supply voltage range the 8865 OSC2 output should be capacitively coupled to the 8860 OSC1 input as shown in Fig. 6.

Where it is desirable to receive only the DTMF digits taking INH to a logic high inhibits detection of the # \* ABCD DTMF characters. This also further improves "talk-off" performance due to the reduced number of detectable tones.





Fig. 4 - DTMF Matrix Indicating Charac -Tone Pair Correspondence






Fig. 7 - Guard Time Adjustment

www.DataSheet4U.com

## **Package Outlines**

Edited by Foxit Reader Copyright(C) by Foxit Software Company,2005-2007 ы ьзберуачайор ???!У ы и мітс 35E D

20-Pin

SOIC

Max

0.104

(2.65)

0.012

(0.30)

0.019

(0.488)

0.013

(0.318)

0.518

(13.00)

0.305

0.064

(1.625)

0.050

0.419

(10.65)

0.045

(1.143)

0.050

(1.27)

0.005

(0.13)

0.005

(0.13)

Min

0.093

(2.35)

0.004

(0.10)

0.014

(0.351)

0.009

(0.231)

0.496

(12.60)

0.291

0.044

(1.125)

0.040

0.394

(10.00)

0.035

(0.889)

0.016

(0.40)

(7.40) (7.75)


0.050 BSC


(1.27 BSC)

(1.016) (1.270)

MITEL SEMICONDUCTOR **PACKAGING OUTLINES** 

T-90-20







1-10

#### MITEL SEMICONDUCTOR

# 35E ) E249370, 0005773 A MITC Copyr Backage Outoines Company, 2005-2007



Ceramic Dual-In-Line Packages (CDIP) - C Suffix



Plastic Dual-In-Line Packages (PDIP) - E Suffix

### 35E D

## ■ Elife 7.9 POR Step el ■ MITC Copyright(C) by Eoxit Software Company,2005-2007 For Evaluation Ohty9-20

í

•:

		8-F	Pin			16-	Pin			18-	Pin			20-	Pin	
DIM	Pla	stic	Cera	imic	Pla	stic	Cera	imic	Pla	stic	Cera	mic	Pla	stic	Cera	amic
	⊻MinD	Max	Min	Max												
A		0.210 (5.33)	0.105 (2.67)	0.200 (5.08)		0.210 (5.33)	0.105 (2.67)	0.200 (5.08)		0.210 (5.33)	0.105 (2.67)	0.200 (5.08)		0.210 (5.33)	0,105 (2.67)	0.200 (5.08)
A <sub>1</sub>			0.025 (0.64)	0.055 (1.39)	-		0.025 (0.64)	0.055 (1.39)			0.025 (0.64)	0.055 (1.39)			0.025 (0.64)	0.055 (1.39)
A2	0.115 (2.93)	0.195 (4.95)														
в	0.014 (0.356)	0.022 (0.558)	0.015 (0.381)	0.021 (0.533)												
B <sub>1</sub>	0.045 (1.15)	0.070 (1.77)	0.035 (0.89)	0.060 (1.52)												
c	0.008 (0.204)	0.015 (0.381)	0.008 (0.204)	0.012 (0.304)												
D	0.348 (8.84)	0.430 (10.92)	0.380 (9.7)	0.550 (13.9)	0.745 (18.93)	0.840 (21.33)		0.784 (19.9)	0.845 (21.47)	0.925 (23.49)	0.880 (22.36)	0.930 (23.62)	0.925 (23.49)	1.060 (26.9)		0,996 (25.3)
D <sub>1</sub>	0.005 (0.13)															
E	0.290 (7.37)	0.330 (8.38)			0.290 (7.37)	0.330 (8.38)			0.290 (7.37)	0.330 (8.38)			0.290 (7.37)	0.330 (8.38)	-	
E1	0.240 (6.10)	0.280 (7.11)	0.280 (7.12)	0.310 (7.87)												
е		0 BSC 4 BSC)														
e1	<b></b>			0 BSC 1 BSC)				0 BSC BSC)				0 BSC I BSC)				0 BSC I BSC)
eA		0 8SC 2 8SC)		0 BSC 2 BSC)		0 BSC 2 BSC)		0 BSC BSC)		0 BSC 2 BSC)		0 BSC 1 BSC)		0 BSC 2 BSC)		0 BSC BSC)
eB		0.430 (10.92)														
L	0.115 (2.93)	0.160 (4.06)	0.125 (3.18)	0.175 (4.44)												
S				0.120 (3.04)												
۵			0°	15°			0°	15°			0°	15°			0°	15°

NOTE: ( ) Millimeters

## 35E D

#### Letited Ry Ford Readers MITC Copyright C by Forit Software Company, 2005-2007 For Evaluation Only.


													T-	-90-2	20			
		22-	Pin			24-	Pin			28-	Pin			. 40-	Pin			
DIM	Pla	stic	Cera	mic	Pla	stic	Cera		Pla	stic	Cera	mic		stic	Cera	imic		
WW	Min	Max	Min	Max	Min	Max	Min	Max	Min	Max	Min	Max	Min	Max	Min	Max		
A		0.210 (5.33)	0.090 (2.29)	0.225 (5.71)		0.250 (6.35)	0.085 (2.2)	0.190 (4.8)		0.250 (6.35)	0.085 (2.2)	0.190 (4.8)	-	0.250 (6.35)	0.085 (2.2)	0.190 (4.8)		
A <sub>1</sub>			0.025 (0.64)	0.055 (1.39)			0.020 (0.51)	0.070 (1.77)			0.020 (0.51)	0.070 (1.77)			0.020 (0.51)	0.070 (1.77)		
A <sub>2</sub>	0.125 (3.18)	0.195 (4.95)			0.125 (3.18)	0.195 (4.95)			0.125 (3.18)	0.195 (4.95)			0.125 (3.18)	0,195 (4.95)				
в	0.014 (0.356)	0.022 (0.558)	0.015 (0.381)	0.023 (0.584)	0.014 (0.356)	0.022 (0.558)	0.015 (0.381)	0.023 (0.584)	0.014 (0.356)	0.022 (0.558)	0.015 (0.381)	0.023 (0.584)	0.014 (0.356)	0.022 (0.558)	0.015 (0.381)	0.023 (0.584)		
B <sub>1</sub>	0.045 (1.15)	0.070 (1.77)	0.028 (0.71)	0.060 (1.52)	0.030 (0.77)	0.070 (1.77)	0.028 (0.71)	0.060 (1.52)	0.030 (0.77)	0.070 (1.77)	0.028 (0.71)	0.060 (1.52)	0.030 (0.77)	0.070 (1.77)	0.028 (0.71)	0.060 (1,52)		
с	0.008 (0.204)	0.015 (0.381)	0.008 (0.204)	0.012 (0.304)	0.008 (0.204)	0.015 (0.381)	0.008 (0.204)	0.012 (0.304)	0.008 (0.204)	0.015 (0.381)	0.008 (0.204)	0.012 (0.304)	0.008 (0.204)	0.015 (0.381)	0.008 (0.204)	0,012 (0.304)		
D	1.050 (26.67)	1.120 (28.44)	1.040 (26.42)	1.260 (32.0)	1.150 (29.3)	1.290 (32.7)	1.180 (29.88)	1.291 (32.80)	1.380 (35.1)	1.565 (39.7)	1.380 (35.06)		1.980 (50.3)	2.095 (53.2)	1.980 (50.30)	2.110 (53.60)		
D <sub>1</sub>	0.005 (0.13)				0.005 (0.13)				0.005 (0.13)				0.005 (0.13)					
E	0.390 (9.91)	0.430 (10.92)			0.600 (15.24)	0.670 (17.02)			0.600 (15.24)	0.670 (17.02)			0.600 (15.24)	0.670 (17.02)				
E <sub>1</sub>	0.330 (8.39)	0.380 (9.65)	0.350 (8.89)	0.410 (10.41)	0.485 (12.32)		0.516 (13.11)		0.485 (12.32)		0.480 (12.19)	0.610 (15.49)	0.485 (12.32)	0.580 (14.73)	0.480 (12.19)	0.618 (15.70)		
е		0 8 SC 1 8 SC)				0 BSC 4 BSC)				0 BSC 4 BSC)				0 BSC 4 BSC)				
e <sub>1</sub>				0 BSC 4 BSC)				0 BSC 4 BSC)				0 8SC 4 8SC)				0 8SC I BSC)		
eA		0 8SC 6 8SC)		0 BSC 6 BSC)		0 BSC 4 BSC)		0 BSC 4 BSC)		0 BSC 4 BSC)	1	0 8SC 4 BSC)		0 BSC 4 BSC)		0 BSC 4 BSC)		
eB		0.500 (12.70)				0.700 (17.78)				0.700 (17.78)				0.700 (17.78)				
L	0.115 (2.93)	0.160 (4.06)	0.125 (3.18)	0.175 (4.44)	0.115 (2.93)	0.200 (5.08)	0.125 (3.18)	0.175 (4.44)	0.115 (2.93)	0.200 (5.08)	0.125 (3.18)	0.175 (4.44)	0.115 (2.93)	0.200 (5.08)	0.125 (3.18)	0.175 (4.44)		
s				0.120 (3.04)				0.100 (2.54)				0.800 (2.05)				0.800 (2.05)		
a			0°	15°			0°	15°			0°	15°			0°	15°		

NOTE: ( ) Millimeters

1

MITEL SEMICONDUCTOR Package Outlines

Copyright(C) by Fexit Software Company,2005-2007 For Evaluation Only.



35E D

Plastic J-Lead Chip Carrier (P-Suffix)

Edited by Foxit Reader Copyrelation Only. For Evaluation Only. 

-----

## MITEL SEMICONDUCTOR

EL SE	MIC	ONDI		R		351	E D	4	6249370	
	20-		28-		44-		68-		84-	
DIM	PL	CC	PL	cc	PL	CC	PL		PL	cc
VV VV VV	Min	Max	Min	Max	Min	Max	Min	Max	Min	Max
A	0.165 (4.20)	0.180 (4.57)	0.165 (4.20)	0.180 (4.57)	0.165 (4.20)	0.180 (4.57)	0.165 (4.20)	0.200 (5.08)	0.165 (4.20)	0.200 (5.08)
A1	0.090 (2.29)	0.120 (3.04)	0.090 (2.29)	0.120 (3.04)	0.090 (2.29)	0.120 (3.04)	0.090 (2.29)	0.130 (3.30)	0.090 (2.29)	0.130 (3.30)
в				0 TP 1 TP)						
B <sub>1</sub>										
B <sub>2</sub>										
D/E	0.385 (9.78)	0.395 (10.03)	0.485 (12.32)	0.495 (12.57)	0.685 (17.40)	0.695 (17.65)	0.985 (25.02)	0.995 (25.27)	0.185 (30,10)	1.195 (30.35)
D <sub>1</sub> /E <sub>1</sub>	0.350 (8.890)	0.356 (9.042)	0.450 (11.430)	0.456 (11.582)	0.650 (16.510)	0.656 (16.662)	0.950 (24.130)	0.958 (24.333)	1.150 (29.210)	1.158 (29.413)
D2/E2	0.290 (7.37)	0.330 (8.38)	0.390 (9.91)	0.430 (10.92)	0.590 (14.99)	0.630 (16.00)	0.890 (22.61)	0.930 (23.62)	1.090 (27.69)	1.130 (28.70)
D4/E4										
е			0.050 BSC (1.27 BSC)							
F	0.026 (0.661)	0.032 (0.812)	0.026 (0.661)	0.032 (0.812)	0.026 (0.661)	0.032 (0.812)	0.026 (0.661)	0.032 (0.812)	0.026 (0.661)	0.032 (0.812)
G	0.013 (0.331)	0.021 (0.533)	0.013 (0.331)	0.021 (0.533)	0.013 (0.331)	0.021 (0.533)	0.013 (0.331)	0.021 (0.533)	0.013 (0.331)	0.021 (0.533)
н		0 BSC 7 BSC)			0.050 (1.27			BSC BSC)	0.050 (1.27	
h				D BSC BSC)	ļ					
h1										
1	0.020 (0.51)		0.020 (0.51)		0.020 (0.51)		0.020 (0.51)		0.020 (0.51)	
L										
L1										
R <sub>1</sub>										

T-90-20



NOTE: ( ) Millimeters