July 1992

🗙 National Semiconductor

DS3662 Quad High Speed Trapezoidal[™] Bus Transceiver


General Description

The DS3662 is a quad high speed Schottky bus transceiver intended for use with terminated 120Ω impedance lines. It is specifically designed to reduce noise in unbalanced transmission systems. The open collector drivers generate precise trapezoidal waveforms with rise and fall times of 15 ns (typical), which are relatively independent of capacitive loading conditions on the outputs. This reduces noise coupling to the adjacent lines without any appreciable impact on the maximum data rate obtainable with high speed bus transceivers. In addition, the receivers use a low pass filter in conjunction with a high speed comparator, to further enhance the noise immunity. Tightly controlled threshold levels on the receiver provide equal rejection to both negative and positive going noise pulses on the bus.

The external termination is intended to be a 180Ω resistor from the bus to 5V logic supply, together with a 390Ω resistor from the bus to ground. The bus can be terminated at one or both ends. A two input NOR gate is provided to disable all drivers in a package simultaneously.

Features

- Pin to pin functional replacement for DS8641
- Guaranteed AC specifications on noise immunity and propagation delay over the specified temperature and supply voltage range
- Temperature insensitive receiver thresholds track bus logic level
- Trapezoidal bus waveforms reduce noise coupling to adjacent lines
- Precision receiver thresholds provide maximum noise immunity and symmetrical response to positive and negative going pulses
- Open collector driver output allows wire-OR connection
- High speed Schottky technology
- 15 μ A typical bus termination current with normal V_{CC} or with V_{CC} = 0V
- Glitch free power up/down protection on the driver output
- TTL compatible driver and disable inputs, and receiver outputs



© 1999 National Semiconductor Corporation DS005803

www.national.com

Absolute Maximum Ratings (Note 2)

•

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/ Distributors for availability and specifications.

Supply Voltage	7V
Input and Output Voltage	5.5V
Storage Temperature Range	-65°C to +150°C
Maximum Power Dissipation (Note 1) at	25°C
Cavity Package	1509 mW
Molded Package	1476 mW

Lead Temperature (Soldering, 4 sec.)

Recommended Operating Conditions

 Min
 Max
 Units

 Supply Voltage (V_{CC})
 4.75
 5.25
 V

 Temperature Range (T_A)
 0
 70
 °C

 Note 1:
 Derate cavity package 10.1 mW/°C above 25°C; derate molded package 11.8 mW/°C above 25°C.
 V

260°C

Electrical Characteristics (Notes 3, 4)


Symbol	Parameter	Conditions	Min	Тур	Max	Units
DRIVER	AND DISABLE INPUTS					
V _{IH}	Logical "1" Input Voltage		2.0			V
V _{IL}	Logical "0" Input Voltage				0.8	V
I _I	Logical "1" Input Current	V _{IN} = 5.5V			1	mA
I _{IH}	Logical "1" Input Current	V _{IN} = 2.4V			40	μA
I _{IL}	Logical "0" Input Current	$V_{IN} = 0.4V$		-1	-1.6	mA
V _{CL}	Input Diode Clamp Voltage	$I_{CLAMP} = -12 \text{ mA}$		-0.8	-1.5	V
DRIVER	OUTPUT/RECEIVER INPUT					
V _{OLB}	Low Level Bus Voltage	$V_{DIS} = 0.8V, V_{IN} = 2V, I_{BUS} = 100 \text{ mA}$		0.6	0.9	V
I _{IHB}	Maximum Bus Current	$V_{IN} = 0.8V, V_{BUS} = 4V, V_{CC} = 5.25V$		10	100	μA
I _{ILB}	Maximum Bus Current	$V_{IN} = 0.8V, V_{BUS} = 4V, V_{CC} = 0V$			100	μA
V _{IH}	High Level Receiver Threshold	V _{IN} = 0.8V, V _{OL} = 16 mA	1.90	1.70		V
VIL	Low Level Receiver Threshold	V _{IN} = 0.8V, I _{OH} = -400 µA		1.70	1.50	V
RECEIVE	ROUTPUT					
V _{OH}	Logical "1" Output Voltage	$V_{IN} = 0.8V, V_{BUS} = 0.5V, I_{OH} = -400 \ \mu A$	2.4	3.2		V
V _{OL}	Logical "0" Output Voltage	$V_{IN} = 0.8V, V_{BUS} = 4V, I_{OL} = 16 \text{ mA}$		0.35	0.5	V
l _{os}	Output Short Circuit Current	$V_{DIS} = 0.8V, V_{IN} = 0.8V, V_{BUS} = 0.5V,$	-40	-70	-100	mA
		$V_{OS} = 0V, V_{CC} = 5.25V, (Note 5)$				
I _{cc}	Supply Current	$V_{\text{DIS}} = 0V, V_{\text{IN}} = 2V$		50	90	mA

Switching Characteristics (Notes 3, 4)


Symbol	Parameter	Conditions	Min	Тур	Max	Units
PROPAGAT	ION DELAYS					
t _{PLHD}	Disable to Bus "1"	Figure 1		25	35	ns
t _{PHLD}	Disable to Bus "0"			25	35	ns
t _{PLHB}	Driver Input to Bus "1"	Figure 2		20	30	ns
t _{PHLB}	Driver Input to Bus "0"			20	30	ns
t _{PLHR}	Bus to Logical "1" Receiver Output	Figure 3		25	40	ns
t _{PHLR}	Bus to Logical "0" Receiver Output			25	40	ns
NOISE IMM	UNITY					
t _{rB} , t _{fB}	Rise and Fall Times (10%–90%)	Figure 2	10	15 2	20	ns
	of the Driver Output					
t _{nR}	Receiver Noise Rejection	No Response at Receiver		20	10	ns
	Pulse Width	Output as per Figure 4				

Note 3: Unless otherwise specified min/max limits apply across the supply and temperature range listed in the table of "Recommended Operating Conditions" provide conditions for actual device operation. Note 3: Unless otherwise specified min/max limits apply across the supply and temperature range listed in the table of "Recommended Operating Conditions". All typical values are for $T_A = 25^{\circ}C$ and $V_{CC} = 5V$.

Note 4: All currents into device pins shown as positive, out of device pins as negative, all voltages referenced to ground unless otherwise noted. All values shown as max or min on absolute value basis.



www.national.com



www.national.com

4

