Contents

eatures ······	
Applications	1
Dimensions (22-pin SOP)	
Pin Assignment ·····	
Terminal Functions	
Block Diagram ······	3
Absolute Maximum Ratings	3
Recommended Operating Conditions	
DC Characteristics······	
nstructions ·····	6
Application Example (S-1342AF)······	6

S-1342AF/13L42AF

The S-1342AF/13L42AF 4-bit microcomputer integrates 8-bit programmable timer, watch dog timer, carry output circuit, etc., on one chip. As it can be driven by batteries, this microcomputer is ideal for various compact portable equipment.

In particular, S-13L42AF, which is a low-voltage operation version of S-1342AF, is designed to be driven by one battery (1.5 V).

Feature

- · Si gate CMOS process
- · Low power consumption
- Single power supply : 1.8 V min.(for S-1342AF, 500 KHz)
 1.2 V min.(for S-13L42AF, 500 KHz)
- · High-speed operation: 500 KHz max.
- ROM: 768 × 8 bits
- · RAM: 16×4 bits
- · 8 input lines and 8 output lines
- · 2 timers: 8-bit programmable timer and delay timer
- · Watch dog timer
- · Interrupt function
- · Standby function (STOP, HALT)
- Instruction execution time: 8 μ SEC /Inst min. (at 500 KHz)
- · Instructions: 79 types (114 including addressing modes)

5-level subroutine nesting

· 22-pin SOP (terminal distance: 1.27 mm)

Applications

- · Infrared remote controller
- Compact portable equipment, others

■ Dimensions (22-pin SOP)




Figure 1

Pin Assignments




Figure 2

■ Terminal Functions

Table 1

Name	1/0	Functions				
V _{DD}	_	Positive power terminal				
V _{SS}	T -	GND potential terminal				
RESET	Input	Reset input terminal (Schmitt trigger input) Active level can be selected with mask option • Active low: with pull-up resistor • Active high: with pull-down resistor				
CL ₁ CL ₂	1/0	Ceramic oscillator connection terminal				
RMO	Output	Carrier output terminal				
P ₀₀ to P ₀₃	Output	Output port (Nch open drain output and CMOS output can be selected with mask option)				
P ₁₀ to P ₁₃	Output	Output port (Nch open drain output and CMOS output can be selected with mask option)				
P ₂₀ to P ₂₃	Input	Input port (pull-up resistor can be built in with mask option)				
P ₃₀ to P ₃₃	Input	Input port (pull-up resistor can be built in with mask option)				

■ Block Diagram

S-1342/L42AF is connected by 4-bit data bus (DB), 12-bit address bus (AB), control signals, etc., and controls the memories (ROM, RAM), registers, I/O ports, logic circuits (ALU), timers, etc.

One machine cycle (a cycle) consists of four system clocks.

Instruction cycles vary from one to six cycles, depending on the type of instruction.




Figure 3

Absolute Maximum Ratings

Table 2

Item	Symbol	Conditions	Rating	Unit
Storage temperature	T _{stq}		-40 to + 125	°C
Operating temperature	Topr		-10 to +70	°C
Power supply voltage	1	Ta = 25°C	S-1342AF: -0.3 to +7.0	V
	V _{DD}		5-13L42AF: -0.3 to +4.0	V
Input voltage	VIN	Ta = 25°C	V _{SS} -0.3 to V _{DD} + 0.3	V
Output voltage	V _{OUT}	Ta = 25°C	V _{SS} to V _{DD}	V
Power dissipation	P _d	Ta = 25°C	300	mW

Recommended Operating Conditions

Table 3

 $(Ta = -10 \,^{\circ}\text{C to} + 70 \,^{\circ}\text{C})$

						+ 10 C)
ltem	Symbol	Conditions	Min.	Тур.	Max.	Unit
D	1,,	System clock: 500 kHz for S-1342AF	1.8	_	6.0	V
Power supply voltage	V _{DD}	System clock: 500 kHz for S-13L42AF	1.2		3.6	V
Input voltage	V _{IN}		0		V _{DD}	V
System clock frequency	f _{sys}	V _{DD} = 1.8 to 6.0 V (S-1342AF) V _{DD} = 1.2 to 3.6 V (S-13L42AF)	200		500	KHz

■ DC Characteristics

1. S-1342AF $(V_{DD} = 3 V)$

Table 4

 $(Ta = -10 \,^{\circ}\text{C to} + 70 \,^{\circ}\text{C}, \, V_{DD} = 3.0 \,\text{V})$

Item	Symbol	Conditions	Min.	Тур.	Max.	Unit
Operating current consumption	Icco	System clock : 455 KHz	_	0.12	0.25	mA
Standby current consumption	Iccs	At STOP mode	—	0.4	1	μΑ
High level input voltage	V _{IH}		0.8×V _{DD}	_	—	V
Low level input voltage	. V _{IL}		_		$0.2 \times V_{DD}$	V
High level input leakage current	liH	All input terminals* V _{IN} = V _{DD}	-		1	μΑ
Low level input leakage current	I _{IL}	Without pull-up resistor, V _{IN} = V _{SS}	-1	_	_	μА
		RESET terminal: When active high $V_{IN} = V_{DD}$	0.6	2	6	μΑ
High level input current	Iн	RESET terminal: When active low V _{IN} = V _{DD} -0.3 V	-9	_	-0.9	μΑ
Low level input current 1	I _{IL1}	With pull-up resistor, $V_{IN} = V_{SS}$	-90	-30	-10	μΑ
Landau dia anta mana 2	,	RESET terminal: When active high $V_{IN} = V_{SS} + 0.3 \text{ V}$	0.9		9	μΑ
Low level input current 2	l _{IL2}	RESET terminal: When active low V _{IN} = V _{SS}	-6	-2	-0.6	μΑ
High level output current 1	I _{OH1}	RMO terminal, V _{OUT} = 2.1 V	— I	_	-5.0	mA
High level output current 2	I _{OH2}	Output port, V _{OUT} = 2.6 V			-100	μΑ
Low level output current 1	I _{OL1}	RMO terminal, V _{OUT} = 0.4 V	250			μA
Low level output current 2	I _{OL2}	Output port, V _{OUT} = 0.4 V	1.0			mA
Schmitt hysteresis width	V _{WD}			0.7	T —	V

2. S-1342AF $(V_{DD} = 5 V)$

Table 5

 $(Ta = -10 \,^{\circ}\text{C to} + 70 \,^{\circ}\text{C}, \, V_{DD} = 5.0 \,\text{V})$

ltem	Symbol	Conditions	Min.	Тур.	Max.	Unit
Operating current consumption	Icco	System clock : 455 KHz		0.4	0.7	mA
Standby current consumption	Iccs	At STOP mode	T 1	0.5	5	μА
High level input voltage	V _{IH}		0.8 × V _{DD}	_		V
Low level input voltage	VIL		T 1		$0.2 \times V_{DD}$	٧
High level input leakage current	lін	All input terminals* V _{IN} = V _{DD}	_		1	μΑ
Low level input leakage current	l _{iL}	Without pull-up resistor, V _{IN} = V _{SS}	-1		_	μΑ
High Involvement		RESET terminal: When active high $V_{IN} = V_{DD}$	2	7	20	μA
High level input current	lін	RESET terminal: When active low V _{IN} = V _{DD} -0.3 V	-13.5	_	-1.5	Δىر
Low level input current 1	l _{IL1}	With pull-up resistor, V _{IN} = V _{SS}	-270	-90	-30	μΑ
-		RESET terminal: When active high V _{IN} = V _{SS} + 0.3 V	1.5	_	15	μΑ
Low level input current 2	l _{IL2}	RESET terminal: When active low V _{IN} = V _{SS}	-20	-6.5	-2	μΑ
High level output current 1	1он1	RMO terminal, $V_{OUT} = 4.1 \text{ V}$			-8.0	mA
High level output current 2	I _{OH2}	Output port, V _{OUT} = 4.6 V	-		-250	μА
Low level output current 1	l _{OL1}	RMO terminal, $V_{OUT} = 0.4 V$	500		_	μΑ
Low level output current 2	l _{OL2}	Output port, V _{OUT} = 0.4 V	2.0		_	mA
Schmitt hysteresis width	V _{WD}			1.6		V

3. S-13L42AF $(V_{DD} = 1.5V)$

Table 6

 $(Ta = -10 \,^{\circ}\text{C to} + 70 \,^{\circ}\text{C}, \, V_{DD} = 1.5 \,\text{V})$

item	Symbol	Conditions	Min.	Typ.	Max.	Unit
Operating current consumption	Icco	System clock : 455 KHz		0.05	0.1	mA
Standby current consumption	Iccs	At STOP mode	_	0.5	10.0	μA
High level input voltage	V _{IH}		0.8×V _{DD}		-	V
Low level input voltage	V _{IL}				0.2 × V _{DD}	V
High level input leakage current	lін	All input terminals* V _{IN} = V _{DD}	_		1	μА
Low level input leakage current	I _{IL}	Without pull-up resistor, V _{IN} = V _{SS}	-1		—	μΑ
		RESET terminal: When active high V _{IN} = V _{DD}	0.6	2	6	μΑ
High level input current	I'IH F	RESET terminal: When active low V _{IN} = V _{DD} -0.3 V	-9		-0.9	μΑ
Low level input current 1	I _{IL1}	With pull-up resistor, V _{IN} = V _{SS}	-90	-30	-10	μΑ
Laurentina de la compansa de la comp		RESET terminal: When active high $V_{IN} = V_{SS} + 0.3 \text{ V}$	0.9		9	μΑ
Low level input current 2	I _{IL2}	RESET terminal: When active low $V_{IN} = V_{SS}$	-6	-2	-0.6	μΑ
High level output current 1	Іон1	RMO terminal, V _{OUT} = 1.1 V	1 - 1		-2.0	mA
High level output current 2	I _{OH2}	Output port, V _{OUT} = 1.1 V			-100	μΑ
Low level output current 1	l _{OL1}	RMO terminal, $V_{OUT} = 0.4 \text{ V}$	200		_	μA
Low level output current 2	I _{OL2}	Output port, V _{OUT} = 0.4 V	1.0		_	mA
Schmitt hysteresis width	V _{WD}			0.2	T 1	V

4. S-13L42AF $(V_{DD} = 3V)$

Table 7

 $(Ta = -10 \,^{\circ}\text{C to} + 70 \,^{\circ}\text{C}, \, V_{DD} = 3.0 \,\text{V})$ Item Symbol Conditions Min. Тур. Max. Unit Operating current consumption Icco System clock: 455 KHz 0.2 0.4 mΑ Standby current consumption At STOP mode 0.5 10.0 μA Iccs $0.8 \times V_{DD}$ High level input voltage $\boldsymbol{V}_{\boldsymbol{IH}}$ ν VIL Low level input voltage $0.2 \times V_{DD}$ ٧ All input terminals* High level input leakage current 1 lін μA $V_{IN} = V_{DD}$ Without pull-up resistor, -1 Low level input leakage current I_{IL} μΑ $V_{IN} = V_{SS}$ RESET terminal: When active high 4 12 36 μА $V_{IN} = V_{DD}$ High level input current lιΗ RESET terminal: When active low μΑ -20 -2.5 $V_{IN} = V_{DD}-0.3 V$ With pull-up resistor, Low level input current 1 -500 -170 I_{IL1} -60 μΑ $V_{IN} = \dot{V}_{SS}$ **RESET terminal:** When active high 2.5 20 μΔ $V_{IN} = V_{SS} + 0.3 V$ Low level input current 2 I_{IL2} **RESET terminal:** When active low -35 -12.5 -4 μА $V_{IN} = V_{SS}$ High level output current 1 RMO terminal, V_{OUT} = 2.6 V -4.0 1он1 mΑ High level output current 2 Output port, V_{OUT} = 2.6 V -250 I_{OH2} μΑ Low level output current 1 RMO terminal, V_{OUT} = 0.4 V 400 l_{OL1} μΑ Output port, $V_{OUT} = 0.4 \text{ V}$ 2.0 Low level output current 2 mΑ I_{OL2} Schmitt hysteresis width V_{WD} 0.7

Instructions

1. 1-byte and 2-byte instructions

Byte 1 is called "op code", which indicates kinds of instruction.

Byte 2 is called "operand", which indicates objects of instruction.

2. Ten types of addressing modes

Absolute addressing mode: ABS
 Relative addressing mode: REL
 Zero page addressing mode: (ZPG)
 Register indirect addressing mode: (X)

5) Post-increment register indirect addressing mode: (X+)

6) Pre-decrement register indirect addressing mode: (-X)

7) Register addressing mode: REG

8) 4-bit immediate addressing mode: IMM4 9) 8-bit immediate addressing mode: IMM8 10) Implied addressing mode: IMP

3. Number of instructions

Table 8

	Basic	Including addressing modes
Transfer instruction	13	27
Arithmetic operation instruction	34	47
Logical operation instruction	7	13
Branch instruction	21	21
Shift instruction	2	4
CPU control instruction	2	2
Total	79	114

Application Example (S-1342AF)




Figure 4