


Dual-Input, USB/AC Adapter, 1-Cell Li+ Charger with OVP and Thermal Regulation

Features

- **Charge from USB or AC Adapter**
- **Accurate BATT Regulation Voltage**
- **Programmable DC Charging Current**
- **Selectable USB Charging Current (either 100mA or 500mA)**
- **Thermal Regulation for Simplified Board Design**
- **Input protection Up to 18V**
- **Soft-Start**
- **External Thermistor Monitoring**
- **Charge Shutdown Control**
- **Charge Status Outputs**
- **DC and USB Power-OK Indicators**
- **Small, High Power 5x5 QFN-16 Package**
- **Lead Free Available (RoHS Compliant)**

Pin Configuration



APL3200 (5x5 QFN-16)
Top View

General Description

The APL3200 charges a single-cell Li+ battery from both USB and AC adapter sources. It also includes battery-to-input power switchover, so the system can be powered directly from the power source rather than from the battery.

In its simplest application, the APL3200 needs no external MOSFET or diodes, and accepts input voltages up to 6.5V; however, DC input overvoltage protection up to 18V can be added with a single SOT PFET.

On-chip thermal limiting simplifies PC board layout and allows optimum charging rate without the thermal limits imposed by worst-case battery and input voltage. When the APL3200 thermal limit is reached, the charger does not shut down but simply reduces charging current. Ambient or battery temperature can be monitored with an external thermistor. When the temperature is out of range, charging pauses.



Other features include STAT 1 and STAT 2 outputs indicating various charge status. DC power-OK ($\overline{\text{DCOK}}$), USB power-OK ($\overline{\text{UOK}}$), and poweron (PON) outputs indicate when valid power is present. These outputs drive logic or power-selection MOSFETs to disconnect the charging sources from the load and to protect the APL3200 from overvoltage. The APL3200 contains no logic for communication with the USB host. It must receive instructions from a local microcontroller. The APL3200 is available in a 16-pin 5mmx5mm QFN package and operates over the -40°C to +85°C temperature range.

Applications

- **Smart Phones and PDAs**
- **Wireless Appliances**
- **Digital Still Camera**
- **Internet Appliances**

ANPEC reserves the right to make changes to improve reliability or manufacturability without notice, and advise customers to obtain the latest version of relevant information to verify before placing orders.

Ordering and Marking Information

<p>APL3200 □□□-□□□</p>  <p>Lead Free Code Handling Code Temperature Range Package Code</p>	<p>Package Code QA : QFN5x5-16 Operating Ambient Temperature Range I : -40 to 85 °C Handling Code TR : Tape & Reel Lead Free Code L : Lead Free Device</p>
<p>APL3200 QA:  XXXXX</p>	<p>XXXXX - Date Code</p>

Note: ANPEC lead-free products contain molding compounds/die attach materials and 100% matte tin plate termination finish; which are fully compliant with RoHS and compatible with both SnPb and lead-free soldering operations. ANPEC lead-free products meet or exceed the lead-free requirements of IPC/JEDEC J STD-020C for MSL classification at lead-free peak reflow temperature.

Absolute Maximum Ratings (Note 1)

Symbol	Parameter	Rating	Unit
	DC, DCOK to GND	-0.3 ~ 20	V
	DCLV, USB, BATT, UOK, PON, STAT1, STAT2, EN, USEL to GND	-0.3 ~ 7	V
V _{BYP}	BYP to GND	-0.3 ~ 7	V
	DCI, THRM, REF to GND	-0.3 ~ V _{BYP} +0.3V	V
	Continuous DCLV Input Current	1.6	A
	Continuous USB Input Current	0.6	A
	Maximum Junction Temperature	150	°C
T _{STG}	Storage Temperature	-65 ~ 150	°C
T _{SDR}	Maximum Lead Soldering Temperature, 10 Seconds	260	°C

Note 1 : Stresses beyond the absolute maximum rating may damage the device and exposure to absolute maximum rating conditions for extended periods may affect device reliability.

Thermal Characteristics (Note 2)

Symbol	Parameter	Rating	Unit
θ _{JA}	Junction-to-Ambient Resistance ^(Note 2) QFN5x5-16	40	°C/W

Note 2 : θ_{JA} is measured with the component mounted on a high effective thermal conductivity test board in free air. The exposed pad of QFN-16 is soldered directly on the PCB.

Recommended Operating Conditions

Symbol	Parameter	Range	Unit
V _{DC}	DC Input voltage (with OVP Protection)	4.35 ~ 18	V
V _{DC} , V _{DCLV}	DCLV Input Voltage (without OVP Protection)	4.35 ~ 6.0	V
V _{USB}	USB Input Voltage	4.35 ~ 6.5	V
	DCLV Input Current	~ 1	A
	USB Input Current	~ 0.5	A

Recommended Operating Conditions (Cont.)

Symbol	Parameter	Range	Unit
T _A	Ambient Temperature	-40 ~ 85	°C
T _J	Junction Temperature	-40 ~ 125	°C

Electrical Characteristics

Refer to the typical application circuit. These specifications apply over $V_{USB}=V_{DC}=V_{DCLV}=V_{EN}=V_{USEL}=5V$, $V_{BATT}=4.2V$ and $T_A=-40\sim 85^\circ C$ ($T_J=-40\sim 125^\circ C$), unless otherwise specified. Typical values are at $T_A=25^\circ C$.

Symbol	Parameter	Test Conditions	APL3200			Unit
			Min	Typ	Max	
SUPPLY CURRENT						
I _{DC}	DC Supply Current	V _{EN} = 0V	-	1	2	mA
		V _{EN} = 5V, I _{CHG_DC} =0A		1	2	mA
I _{DCLV}	DCLV Supply Current	V _{EN} = 0V, V _{DCLV} = 5V, V _{USB} = 0V	-	300	500	μA
		V _{EN} = 5V, V _{DCLV} = 5V, V _{USB} = 0V	-	2	3	mA
I _{USB}	USB Supply Current	V _{EN} = 0V, V _{USB} = 5V, V _{DCLV} = 0V	-	300	500	μA
		V _{EN} = 5V, V _{USB} = 5V, V _{DCLV} = 0V I _{CHG_USB} =0A	-	2	3	mA
		V _{USB} <V _{DCLV}	-	80	160	μA
DC POWER-OK VOLTAGE THRESHOLD AND TIMING						
	Rising DC Power-Ok Threshold		3.45	3.65	3.85	V
	DC Power-Ok Hysteresis		0.1	0.15	0.2	V
	DC Rising to \overline{DCOK} Falling and PON Rising (90%)	V _{DC} rising to 5V, V _{USB} =open	-	20	-	ms
	DC Rising to \overline{UOK} and PON Going to Open-Drain	V _{DC} step to 5V, V _{USB} = 5V	-	10	-	ms
	DC Falling to \overline{DCOK} and PON Going to Open-Drain Propagation Delay	V _{USB} =0V or 5V	-	1	-	μs
USB POWER-OK VOLTAGE THRESHOLD AND TIMING						
	Rising USB Power-Ok Threshold		3.45	3.65	3.85	V
	USB Power-Ok Hysteresis		0.1	0.15	0.2	V
	USB Rising to \overline{UOK} Falling and PON Rising	V _{DC} =0V, V _{USB} step to 5V	-	20	-	ms
	USB Falling to \overline{UOK} and PON Going to Floating Propagation Delay	V _{DC} =0V	-	1	-	μs
CHARGING POWER-OK VOLTAGE THRESHOLDS						
	Rising DCLV Charging Power-Ok Threshold		3.90	4.05	4.2	V
	DCLV Charging Power-Ok Hysteresis		0.15	0.25	0.35	V
	Rising USB Charging Power-Ok Threshold		3.90	4.05	4.2	V
	USB Charging Power-Ok Hysteretic		0.15	0.25	0.35	V

Electrical Characteristics (Cont.)

Refer to the typical application circuit. These specifications apply over $V_{USB}=V_{DC}=V_{DCLV}=V_{EN}=V_{USEL}=5V$, $V_{BATT}=4.2V$ and $T_A=-40\sim85^\circ C$ ($T_J=-40\sim125^\circ C$), unless otherwise specified. Typical values are at $T_A=25^\circ C$.

Symbol	Parameter	Test Conditions	APL3200			Unit
			Min	Typ	Max	
BATTERY VOLTAGE and REFERENCE VOLTAGE						
	BATT Regulation Voltage		-	4.20	-	V
	BATT Regulation Voltage Accuracy	$T_A=25^\circ C$, $V_{BYP}=4.0\sim6.5V$	-0.5	-	0.5	%
		$T_A=-40\sim85^\circ C$ ($T_J=-40\sim125^\circ C$)	-1	-	1	%
	BATT Pre-qual Voltage Threshold		2.8	3	3.2	V
	Pre-qual Threshold Hysteresis		-	70	-	mV
	REF Regulation Voltage		-	3	-	V
	REF Voltage Accuracy	$I_{REF}=0\sim500\mu A$, $T_J=-40\sim125^\circ C$, $V_{BYP}=4.0V\sim6.5V$	-2		2	%
	REF Maximum Output	REF=GND	-	1.5	-	mA
BATTERY CHARGING and PRECHARGING CURRENT						
I_{CHG_DC}	DC Charging Current Range	$I_{CHG_DC}=K_{SET} \times V_{SET} / R_{SET}$, Without thermal regulation	100	-	1500	mA
V_{SET}	DCI Regulation Voltage	Without thermal regulation	-	1	-	V
	DCI Regulation Voltage Accuracy	$T_J=-40\sim125^\circ C$, $V_{BYP}=4.0\sim6.5V$	-1	-	1	%
	Maximum DCI Output Current	DCI=GND	-	1.8	-	mA
K_{SET}	Charging Current Set Factor	$100mA \leq I_{CHG_DC} \leq 1A$	940	1000	1060	-
I_{CHG_USB}	USB Charging Current	$V_{USEL}=0V$	70	82	95	mA
		$V_{USEL}=5V$	400	450	495	mA
	Pre-qual charging Current	$V_{BATT}=0 \sim 3V$	35	55	70	mA
	Charge-Done Current Threshold	DC Input, falling charging current (% of charger current set at DCI)	8	12.5	19	%
		Hysteresis	-	12.5	-	%
		USB Input, $V_{USEL}=5V$, Falling charging current (% of USB charger current)	20	25	30	%
		Hysteresis	-	25	-	%
		USB Input, $V_{USEL}=0V$	In Voltage Mode			-
DROPOUT VOLTAGES						
	DCLV to BATT Dropout Voltage	$I_{CHG_DC}=1A$, $V_{DCLV}=5V$	-	250	450	mV
	USB to BATT Dropout Voltage	$I_{CHG_USB}=450mA$, $V_{USB}=5V$	-	140	250	mV
	DCLV to BYP Dropout Voltage	$I_{DCLV-to-BYP}=5mA$, $V_{DCLV}=5V$	-	300	-	mV
	USB to BYP Dropout Voltage	$I_{USB-to-BYP}=5mA$, $V_{USB}=5V$, $V_{DCLV}=0V$	-	300	-	mV
THERMISTOR MONITOR AND DIE TEMPERATURE REGULATION						
	THRM Cold Trip Level	V_{THRM} rising	0.79	0.81	0.82	V_{REF}
	THRM Cold Trip Level Hysteresis		-	0.03	-	V_{REF}
	THRM Hot Trip Level	V_{THRM} falling	0.28	0.29	0.30	V_{REF}
	THRM Hot Trip Level Hysteresis		-	0.03	-	V_{REF}
	Die Thermal Regulation Limit		-	120	-	$^\circ C$
	THRM Disable Voltage Threshold		50	100	150	mV







Electrical Characteristics (Cont.)

Refer to the typical application circuit. These specifications apply over $V_{USB}=V_{DC}=V_{DCLV}=V_{EN}=V_{USEL}=5V$, $V_{BATT}=4.2V$ and $T_A=-40\sim 85^\circ C$ ($T_J=-40\sim 125^\circ C$), unless otherwise specified. Typical values are at $T_A=25^\circ C$.

Symbol	Parameter	Test Conditions	APL3200			Unit
			Min	Typ	Max	
SOFT-START, DC OVER-VOLTAGE VOLTAGE THRESHOLD AND REVSRSR CURRENT						
T_{SS}	Soft-Start Interval	$I_{CHG}=0A$ to fast-charging current	4	7	12	ms
	Rising DC Over-voltage Threshold		6.2	6.4	6.6	V
	BATT Input Current	$V_{DCLV}=V_{USB}=0V$, $V_{BATT}=4.2V$	-	-	8	μA
	BATT Shutdown Input Current	$V_{EN}=0V$, V_{DCLV} and/or $V_{USB}=5V$, $V_{BATT}=4.2V$	-	-	4	μA
LOGIC INPUT/OUTPUTS and GATE DRIVERS						
	PON Pull-High Resistance	PON pulled up to BYP	-	10	-	Ω
	PON Pull-low Resistance	PON pulled to GND, $V_{DCLV}=V_{USB}=0V$	-	140	-	$k\Omega$
	\overline{DCOK} , \overline{UOK} , STAT1, STAT2 Pull-low Resistance	All pins pulled to GND	-	10	-	Ω
	\overline{DCOK} Off-leakage Current	$V_{\overline{DCOK}}=12V$, $V_{DC}=0V$	-	-	1	μA
	\overline{UOK} Off-leakage Current	$V_{\overline{UOK}}=5V$, $V_{DC}=5V$	-	-	1	μA
	STAT1, STAT2 Off-leakage Current	$V_{STAT1,2}=5V$, $V_{DC}=V_{USB}=0V$	-	-	1	μA
	EN, USEL Logic-Input High Level	$T_J=-40\sim 125^\circ C$, rising	1.6	-	-	V
	EN, USEL Logic-Input Low Level		-	-	0.4	V
	EN, USEL Input Bias Current		-	-	1	μA







Typical Operating Characteristics

($V_{USB}=V_{DC}=V_{DCLV}=V_{EN}=5V$, $V_{BATT}=4.2V$, $V_{THRM}=V_{REF/2}$, $V_{USEL}=5V$, Typical Application Circuit 3, $T_A=25^\circ C$, unless otherwise noted)




Typical Operating Characteristics (Cont.)

($V_{USB}=V_{DC}=V_{DCLV}=V_{EN}=5V$, $V_{BATT}=4.2V$, $V_{THRM}=V_{REF/2}$, $V_{USEL}=5V$, Typical Application Circuit 3, $T_A=25^\circ C$, unless otherwise noted)




Operating Waveforms

Response to Overvoltage Input




$V_{USB} = 0V$
 CH1: V_{DC} (20V/div)
 CH2: V_{DCLV} (5V/div)
 CH3: V_{PON} (5V/div)
 CH4: V_{DOCK} (20V/div)
 Time: 50ms/div

DC Connect Waveforms




$V_{USB} = 0V, V_{BATT} = 3.9V$
 CH1: V_{DC} (5V/div)
 CH2: V_{DCLV} (5V/div)
 CH3: V_{PON} (5V/div)
 CH4: V_{DOCK} (20V/div)
 Time: 20ms/div

DC Connect Waveforms



$V_{USB} = 5V, V_{BATT} = 3.9V$
 CH1: V_{DC} (5V/div)
 CH2: V_{DCLV} (5V/div)
 CH3: V_{PON} (5V/div)
 CH4: I_{CHG_DC} (1A/div)
 Time: 20ms/div


USB Connect Waveforms



$V_{DC} = 0V, V_{BATT} = 3.9V$
 CH1: V_{USB} (5V/div)
 CH2: V_{PON} (5V/div)
 CH3: V_{DOCK} (5V/div)
 CH4: I_{CHG_USB} (0.5A/div)
 Time: 20ms/div


Operating Waveforms (Cont.)

Enable in Fast Charge




$V_{BATT} = 3.9V, V_{DC} = 5V$
 CH1: V_{EN} (5V/div)
 CH2: V_{STATE1} (5V/div)
 CH3: V_{STATE2} (5V/div)
 CH4: I_{CHG_DC} (1A/div)
 Time: 20ms/div

Enable in Precharge



$V_{BATT} = 2.7V, V_{DC} = 5V$
 CH1: V_{EN} (5V/div)
 CH2: V_{STATE1} (5V/div)
 CH3: V_{STATE2} (5V/div)
 CH4: I_{CHG_DC} (50mA/div)
 Time: 20ms/div

Enable in Charge Done




$V_{BATT} = 4.2V, V_{DC} = 5V$
 CH1: V_{EN} (5V/div)
 CH2: V_{STATE1} (5V/div)
 CH3: V_{STATE2} (5V/div)
 CH4: I_{CHG_DC} (50mA/div)
 Time: 20ms/div

Pin Descriptions


PIN	NAME	FUNCTION
1	DCLV	DC charger power input from an AC adapter. DCLV charges BATT through an internal MOSFET. Maximum operating voltage at this pin is 6.0V. When an overvoltage protection MOSFET is connected, DCLV is connected to DC when the input voltage is suitable for charging.
2	DC	Voltage-Sense Pin for DC Input from AC Adapter. Maximum operating voltage at this pin is 18V. This voltage-sense function provides status of DC voltage from AC adapter for overvoltage protection.
3	STAT1	Charge status output pin 1. This pin is an active-high, open-drain output pin.
4	USEL	USB charging current selection input. USEL is a logic input that sets USB source charging current to 500mA when USEL is logic high and to 100mA when USEL is logic low.
5	EN	Charging enable/disable control pin. Drive EN high to enable the device. When EN is low, the charger stop charging and \overline{DCOK} , \overline{UOK} , and PON remain active.
6	GND	Signal and power ground.
7	DCI	DC charging current setting pin. Connecting a resistor to GND sets the fast-charge current when the DCLV input is powering the charger.
8	THRM	External thermistor connection pin. THRM pauses charging when an externally connected thermistor (10k Ω at +25 $^{\circ}$ C) is at less than 0 $^{\circ}$ C or greater than +50 $^{\circ}$ C. Connecting this pin to GND disables this function.
9	REF	3V Reference voltage output pin. Sources up to 1.5mA to bias the external thermistor. Bypass with 0.1 μ F to GND. REF loading does not affect BATT regulation accuracy.
10	STAT2	Charge status output pin 2. This pin is an active-high, open-drain output pin.
11	BYP	Bias supply pin for internal circuitry. This pin switches to the pin (either DCLV or USB) with higher supply than the other. Bypass with a 2.2 μ F capacitor to GND.
12	USB	USB charger power input. Charge BATT through an internal MOSFET.
13	\overline{UOK}	USB power-ok output pin. \overline{UOK} is an active-low, open-drain output that goes low when USB is the valid charging source ($V_{USB} > 3.65V$ and $V_{DC} < 3.65V$).
14	PON	Gate driver output pin for the P-channel MOSFET disconnecting battery from system load when power is applied. PON is an active-high, open-drain output with an internal 140k Ω resistor to ground that goes high when V_{DC} or V_{USB} is ready.
15	BATT	Charger output pin. Connect this pin to the positive terminal of a Li+ battery.
16	\overline{DCOK}	DC power-ok output pin. \overline{DCOK} is an active-low, open-drain output that goes low when $3.65V < V_{DC} < 6.4V$.
Pad	EP	Exposed metal pad. This pad is connected to ground. Note this internal connection is a soft-connect, meaning there is no internal metal or bond wire physically connecting the exposed pad to the GND pin. The connection is through the silicon substrate of the die and then through a conductive epoxy. Connecting the exposed pad to ground does not remove the requirement for a good ground connection to the GND pin.

Block Diagram



Typical Application Circuits


1. A Minimal Circuit that Assumes System Load Is Only Connected to the Battery. The circuit has a 6.0V maximum input and disables charging for inputs over 6.4V.



Designation	Description
C1	2.2µF, 10V, X5R, 0603 Murata GRM188R61A225K
C2	2.2µF, 6.3V, X5R, 0603 Murata GRM188R60J225K
C4	4.7µF, 10V, X5R, 0603 Murata GRM188R61A475K
C5	4.7µF, 10V, X5R, 0603 Murata GRM188R61A475K

Murata website: www.murata.com

2. A circuit with overvoltage protection MOSFET (Q1) on DC input withstands up to 18V from the AC adapter and disables charging at inputs over 6.4V.




Designation	Description
C1	2.2µF, 10V, X5R, 0603 Murata GRM188R61A225K
C2	2.2µF, 6.3V, X5R, 0603 Murata GRM188R60J225K
C4	4.7µF, 25V, X5R, 0805 Murata GRM21BR61E475K
C6	4.7µF, 10V, X5R, 0603 Murata GRM188R61A475K

Murata website: www.murata.com

Typical Application Circuits (Cont.)


3. Full-Featured Circuit. Overtoltage protection MOSFET (Q2) on DC withstands up to 18V from the AC adapter, but disables charging at inputs over 6.4V. Output switch-over MOSFET (Q1) disconnects the battery from the system load when input power is applied. The input can power the system through D1, D2, Q2 and Q3 when either USB or AC power is present.



Designation	Description
C1	2.2μF, 10V, X5R, 0603 Murata GRM188R61A225K
C2	2.2μF, 6.3V, X5R, 0603 Murata GRM188R60J225K
C4	4.7μF, 25V, X5R, 0805 Murata GRM21BR61E475K
C6	4.7μF, 10V, X5R, 0603 Murata GRM188R61A475K

Murata website: www.murata.com

4. Partial-Battery Load Switching. AC adapter power is routed directly to the battery, but USB power is not. When USB power is connected, total USB current is limited to that set by USEL and system power is drawn from the battery through D2.



Designation	Description
C1	2.2μF, 10V, X5R, 0603 Murata GRM188R61A225K
C2	2.2μF, 6.3V, X5R, 0603 Murata GRM188R60J225K
C4	4.7μF, 25V, X5R, 0805 Murata GRM21BR61E475K
C6	4.7μF, 10V, X5R, 0603 Murata GRM188R61A475K

Murata website: www.murata.com

Functional Descriptions

Autonomous Power Source Selection

The APL3200 charges a single-cell Li+ battery from either USB power sources or AC adapter sources. The APL3200 includes voltage sensing, monitoring the voltage on the DC pin, and switchover circuitry that selects the active input source to supply charging current. When both inputs are active, priority is given to the AC adapter. Table 1 describes the switchover between AC adaptor and USB power sources.

Table 1 USB and DC Input Selection

DC	USB	Description
$V_{DC} > 18V$	$V_{USB} < 6.5V$	Exceeds operating input range. Not allowed.
$V_{DC} < 18V$	$V_{USB} > 6.5V$	
$4V < V_{DC} < 6.4V$	$V_{USB} < 6.5V$	DCLV supplies charging current.
$V_{DC} < 4V$ or $V_{DC} > 6.4V$	$V_{USB} > 4V$	USB supplies charging current.
$V_{DC} < 4V$ or $V_{DC} > 6.4V$	$V_{USB} < 4V$	No charging.

When power is connected to DC, the APL3200 requires 20ms to validate the input. Consequently, charging is interrupted for 20ms until it is determined that input power is good. Also, when DC power is removed while valid USB power is present, charging is interrupted for 20ms before transferring to the USB source.

An additional power selection circuit selects one of the power sources for control circuitry of APL3200. The higher voltage on either DCLV or USB supplies control circuitry with bias current through the selected internal MOSFET connected from DCLV or USB to BYP. BYP is the bypass connection for the APL3200's internal power rail. Bypass to GND with a 2.2μF or greater capacitor to reduce voltage ripple.

Enable (EN)

The enable input, EN, switches the charging of APL3200 on or off. With EN high, the APL3200 can begin charging. When EN is low, \overline{DCOK} , and PON remain active. Charging stops when EN is low, but the chip remains biased and continues to draw current from the input supplies so power-monitoring outputs can remain valid.

DC Power-OK (\overline{DCOK})

\overline{DCOK} is an active-low, open-drain output that goes low when V_{DC} is below 6.4V and above 3.65V. \overline{DCOK} can be used as a logic output or to drive an external P-channel MOSFET. This allows the charger to protect the input from overvoltage up to 18V. Charging from AC adaptor is disabled for inputs over 6.4V. An external 1kΩ pullup resistor keeps \overline{DCOK} high (external MOSFET off) until it is certain the voltage is within the acceptable range. To verify that the input voltage is stable, \overline{DCOK} has an internal delay of 20ms before connecting power to DCLV. \overline{DCOK} remains operational when EN is low (charger off).

USB Power-OK (\overline{UOK})

\overline{UOK} is an active-low, open-drain output that goes low to indicate that V_{USB} is valid (greater than 3.65V). \overline{UOK} remains operational when EN is low (charger off). An external 10kΩ pullup resistor keeps \overline{UOK} high until it is certain that power is within the acceptable range for 20ms. \overline{UOK} can be used as a logic output, or to control a MOSFET that switches USB power directly to the system load when the APL3200 is powered from a USB source.

Power On (PON)

PON goes high when V_{DC} or V_{USB} is within its normal operating range ($3.65V < V_{DC} < 6.4V$ or $V_{USB} > 3.65V$) to turn off the external P-channel MOSFET, disconnecting the battery from system load. Also, PON can be used as a logic output to indicate power is connected.

The PON has an internal 10Ω MOSFET for pulling up to BYP voltage and an internal 120kΩ resistor for pulling down to GND.

Precharge Current

When the APL3200 is powered with a battery connected, the IC first detects if the cell voltage is ready for full charge current. If the cell voltage is less than the prequal level (3V typ), the battery is precharged with a 50mA current until the cell reaches the proper level. The full charging current, as set by USEL or DCI, is then applied.

Functional Descriptions (Cont.)

USB Charging Current

The charging current from the USB source is selected by USEL. A USB source can supply a maximum of 100mA or 500mA. USB hosts and powered hubs typically supply 500mA, while unpowered hubs supply 100mA. A logic low on USEL selects a 100mA maximum charging current. A logic high on USEL selects a 500mA maximum charging current.

DC Charging Current

When charging from the DCLV input, the DCI voltage (V_{SET}) and the resistor (R_{SET}) connected from this pin to GND set the charging current (I_{CHG_DC}) as the following equation :

$$I_{CHG_DC} = K_{SET} \times \frac{V_{SET}}{R_{SET}}$$

The charging current set factor (K_{SET}) is shown in the Electrical Characteristics. The DCI regulation voltage is reduced by thermal regulation function. Connecting DCI to GND results in a limited 1.8A charging current.

Battery Full Indication

The APL3200 reports the charge-done status on STAT1 and STAT2 pins when the charging current falls below a percentage of the set fast-charge current (Table 2) and the charger is in voltage mode (V_{BATT} near 4.2V).

Table 2 Battery Full Indication

CHARGING SOURCE	CHARGE-DONE CURRENT THRESHOLD
DCLV Charging	12.5% of Fast-charge current and charger in voltage mode
USB Charging (500mA, USEL=high)	125mA and charger in voltage mode
USB Charging (100mA, USEL=low)	Charger in voltage mode

When charging from a DC source, charge-done occurs when I_{CHG_DC} falls to 12.5% of the current set by R_{SET} and the charger is in voltage mode (V_{BATT} near 4.

2V). When charging from a USB source with USEL high, charge-done occurs when I_{CHG_USB} falls to 125mA and the charger is in voltage mode. If the APL3200 is charging from a USB source with USEL low, charge-done occurs when the charger enters voltage mode.

After the APL3200 enunciates the charge-done signal, it keeps operating in voltage mode without turning off the charger and stops the safety counter.

Thermal Regulation

On-chip thermal limiting in the APL3200 simplifies PC board layout and allows charging rates to be automatically optimized without constraints imposed by worstcase minimum battery voltage, maximum input voltage, and maximum ambient temperature. When the APL3200 thermal limit is reached, the charger does not shut down but simply reduces charging current. This allows the board design to be optimized for compact size and typical thermal conditions. The APL3200 reduces charging current to keep its die temperature below +120°C. The APL3200's QFN package includes a bottom metal plate that reduces thermal resistance between the die and the PC board. The external pad should be soldered to a large ground plane. This helps dissipate power and keeps the die temperature below the thermal limit. The APL3200's thermal regulator is set for a +120°C die temperature.

External Thermistor Monitor (THRM)

The APL3200 features an internal window comparator to monitor battery pack temperature or ambient temperature with an external negative temperature coefficient thermistor. In typical systems, temperature is monitored to prevent charging at ambient temperature extremes (below 0°C or above +50°C). When the temperature moves outside these limits, charging is stopped. If the V_{THERM} returns to within its normal window, charging resumes. Connect THRM to GND when not using this feature. The THRM block diagram is detailed in Figure 1. Note that the temperature monitor at THRM is entirely

Functional Descriptions (Cont.)

External Thermistor Monitor (THRM) (Cont.)

separate from the on-chip temperature limiting discussed in the Thermal Regulation section. The input thresholds for the THRM input are $0.74 \times V_{REF}$ for the COLD trip point and $0.29 \times V_{REF}$ for the HOT trip point.




Figure 1. Thermistor Sensing Block Diagram

Sleep Mode

The APL3200 charger circuitry enters the low-power sleep mode if both AC adapter and USB power are removed from the circuit. This feature prevents draining the battery into the APL3200 during the absence of input supplies. Note that in sleep mode, PON remains low in order for the battery to continue supplying power to the system load.

Table 3 Status Pin Summary

CHARGE STATE	STAT1	STAT2
Precharge in progress	ON	ON
Fast charge in progress	ON	OFF
Charge done	OFF	ON
Charge suspended	OFF	OFF
Sleep mode	OFF	OFF

Charge Status Outputs

The open-drain STAT1 and STAT2 outputs indicate various charger operations as shown in Table 3. These status pins can be used to drive LEDs or communicate to the host processor. Note that OFF indicates the open-drain transistor is turned off. Note that this assumes EN=High.

Soft-Start

The APL3200 is equipped with a soft-start function to control the rise rate of the charging current rising from zero to the fast-charging current level in constant current mode. During DC charger soft-start, the APL3200 ramps up the voltage on DCI pin with constant well-controlled slew rate. The charging current is proportional to the DCI voltage.

The soft-start interval is 7 ms (typical) and is independent of the fast-charging current level.




Figure 2. Typical Charging Profile

Application Information

Input Overvoltage Protection Switch

Connect a P-channel MOSFET between DCLV and DC to protect the DCLV input pin from overvoltage of up to 18V. When DC voltage is above 6.4V OVP threshold, the $\overline{\text{DCOK}}$ will be pulled high to turn off the P-channel MOSFET. The P-channel MOSFET will be turned on again until the DC voltage is below the OVP threshold. If the OVP function is not needed, leave the $\overline{\text{DCOK}}$ open and tie the DC pin to DCLV pin.

Battery-Load Switch

When an AC adapter or USB power is connected to charger, some systems prefer that system load is supplied from the AC adapter or USB power rather than from the battery. In these systems that battery is permanently connected to system load, if the battery is completely discharged, the system might not be ready to operate immediately. If the battery-load switch function is needed, use external components D1, D2, Q1, Q2 and Q3 to achieve the function.

Typical Application Circuit 3 shows the full-featured circuit. When input power is supplied, the Q1 disconnects the battery from the system load. The input can power the system through D1, D2, Q2 and Q3 when either USB or AC power is present. Typical Application Circuit 4 shows the partial battery-load switching. AC adapter power is routed directly to the battery, but USB power is not. When USB power is connected, total USB current is set by USEL and system power is drawn from the battery through D2.

STAT Pins

The STAT1 and STAT2 outputs indicate various charge status. These two pins can be used to drive LEDs or communicate to the host processor. When status pins are monitored by a processor, there should be a 10k Ω pull-up resistor to connect each status pin and the V_{CC} of the processor; furthermore, when the status is viewed by LED, the LED with a current rating less than 10mA and a resistor should be selected to connect LED in series, so that the current will be limited to the desired current value. The resistor is calculated by following equation:

$$R_{LED} = \frac{(V_{IN} - V_{LED_ON})}{P_D}$$

In other words, the LED and resistor between the input and each status pin should be in series.

Capacitor Selection

Typically, a 4.7 μ F ceramic capacitor is used to connect from DC/USB to GND. For high charging current, it is recommended to use a larger input bypass capacitance to reduce supply noise. Note that if the OVP function is used, it is necessary that DC should protect against the high DC input voltage, so the voltage rating of the DC input capacitor must be larger than 25V.

There is a ceramic capacitor connecting from BATT to GND for proper stability. To work well with most applications, at least a 2.2 μ F X5R ceramic capacitor is required.

Thermal Considerations

The APL3200 is available in a thermally enhanced QFN package with an exposed pad. It is recommended to connect the exposed pad to a large copper ground plane on the backside of the circuit board through several thermal vias for heatsinking. The exposed pad transfers heat away from the device, allowing the APL3200 to charge the battery with maximum current, while minimizing the increase in die temperature.

The most common measure of package thermal performance is thermal resistance measured from the device junction to the air surrounding the package surface (θ_{JA}).

The θ_{JA} can be calculated by the following equation:

$$\theta_{JA} = \frac{T_J - T_A}{P_D}$$

where:

T_J = device junction temperature

T_A = ambient temperature

P_D = device power dissipation

The device power dissipation, P_D , is a function of the charge rate and the voltage drop across the internal FET. It can be calculated by the following equation:

Applicaiton Information (Cont.)

Thermal Considerations (Cont.)


$$P_D = (V_{DCLV} - V_{BATT}) \times I_{CHG_DC} \text{ (or } I_{CHG_USB})$$

PCB Layout Considerations

The APL3200 is packaged in a thermally enhanced QFN package. The package includes a thermal pad to provide an effective thermal contact between the device and the printed circuit board. Connecting the exposed pad to a large copper ground plane on the backside of the circuit board through several thermal vias for heatsinking is recommended. Connecting the battery to BATT as close to the device as possible provides accurate battery voltage sensing. All decoupling capacitors and filter capacitors should be placed as close as possible to the device. The high-current charge paths into DC, DCLV, USB and from the BATT pins must be short and wide to minimize voltage drops.

Package Information


QFN5x5 - 16



SYMBOL	QFN5x5-16			
	MILLIMETERS		INCHES	
	MIN.	MAX.	MIN.	MAX.
A	0.80	1.00	0.031	0.039
A1	0.00	0.05	0.000	0.002
A3	0.20 REF		0.008 REF	
b	0.25	0.35	0.010	0.014
D	5.00 BSC		0.197 BSC	
D2	2.80	3.60	0.110	0.142
E	5.00 BSC		0.197 BSC	
E2	2.80	3.60	0.110	0.142
e	0.80 BSC		0.031 BSC	
L	0.35	0.60	0.014	0.024

Note : 1. Followed from JEDEC MO-220 VHHB.

Carrier Tape & Reel Dimensions




Application	A	H	T1	C	d	D	W	E1	F
QFN-16	330.0 ±0.00	50 MIN.	16.4+2.00 -0.00	13.0+0.50 -0.20	1.5 MIN.	20.2 MIN.	12.0 ±0.30	1.75 ±0.10	5.5 ±0.10
	P0	P1	P2	D0	D1	T	A0	B0	K0
	4.0 ±0.10	12.0 ±0.10	2.0 ±0.10	1.5+0.10 -0.00	1.5 MIN.	0.6+0.00 -0.40	5.30 ±0.20	5.30 ±0.20	1.30 ±0.20

(mm)

Devices Per Unit

Package Type	Unit	Quantity
QFN5x5-16	Tape & Reel	2500

Reflow Condition (IR/Convection or VPR Reflow)



Reliability Test Program

Test item	Method	Description
SOLDERABILITY	MIL-STD-883D-2003	245°C, 5 sec
HOLT	MIL-STD-883D-1005.7	1000 Hrs Bias @125°C
PCT	JESD-22-B, A102	168 Hrs, 100%RH, 121°C
TST	MIL-STD-883D-1011.9	-65°C~150°C, 200 Cycles
ESD	MIL-STD-883D-3015.7	VHBM > 2KV, VMM > 200V
Latch-Up	JESD 78	10ms, $I_{tr} > 100mA$

Classification Reflow Profiles

Profile Feature	Sn-Pb Eutectic Assembly	Pb-Free Assembly
Average ramp-up rate (T_L to T_P)	3°C/second max.	3°C/second max.
Preheat		
- Temperature Min (T_{smin})	100°C	150°C
- Temperature Max (T_{smax})	150°C	200°C
- Time (min to max) (t_s)	60-120 seconds	60-180 seconds
Time maintained above:		
- Temperature (T_L)	183°C	217°C
- Time (t_L)	60-150 seconds	60-150 seconds
Peak/Classification Temperature (T_p)	See table 1	See table 2
Time within 5°C of actual Peak Temperature (t_p)	10-30 seconds	20-40 seconds
Ramp-down Rate	6°C/second max.	6°C/second max.
Time 25°C to Peak Temperature	6 minutes max.	8 minutes max.

Notes: All temperatures refer to topside of the package. Measured on the body surface.

Classification Reflow Profiles (Cont.)

Table 1. SnPb Eutectic Process – Package Peak Reflow Temperatures

Package Thickness	Volume mm ³ <350	Volume mm ³ ≥350
<2.5 mm	240 +0/-5°C	225 +0/-5°C
≥2.5 mm	225 +0/-5°C	225 +0/-5°C

Table 2. Pb-free Process – Package Classification Reflow Temperatures

Package Thickness	Volume mm ³ <350	Volume mm ³ 350-2000	Volume mm ³ >2000
<1.6 mm	260 +0°C*	260 +0°C*	260 +0°C*
1.6 mm – 2.5 mm	260 +0°C*	250 +0°C*	245 +0°C*
≥2.5 mm	250 +0°C*	245 +0°C*	245 +0°C*

* Tolerance: The device manufacturer/supplier **shall** assure process compatibility up to and including the stated classification temperature (this means Peak reflow temperature +0°C. For example 260°C+0°C) at the rated MSL level.

Customer Service

Anpec Electronics Corp.

Head Office :

No.6, Dusing 1st Road, SBIP,

Hsin-Chu, Taiwan, R.O.C.

Tel : 886-3-5642000

Fax : 886-3-5642050

Taipei Branch :

2F, No. 11, Lane 218, Sec 2 Jhongsing Rd.,

Sindian City City, Taipei County 23146, Taiwan

Tel : 886-2-2910-3838

Fax : 886-2-2917-3838