## HA13614FH

Combo (Spindle \& VCM) Driver HITACHI

ADE-207-246D (Z)

## Description

This COMBO driver for HDD application consists of sensorless spindle driver and BTL type VCM driver.
"PWM soft switching function" for low power dissipation and less commutation acoustic noise at the same time is implemented by using the IPIC* process.

Note: Intelligent Power IC

## Features

- PWM soft switching drive
- Small surface mount package: FP-48T
- Low thermal resistance: $30^{\circ} \mathrm{C} / \mathrm{W}$ with 4 layer multi glass-epoxy board
- Low output on resistance
- Spindle $1.2 \Omega$ Typ
- VCM $1.4 \Omega$ Typ
- TTL compatible input level (with 3.3 V logic interface)
- High precision reference voltage output (for 3.3 V power supply)


## Functions

- 16 bit serial port
- 2.0 A Max/3-phase spindle motor driver with PWM soft switch function
- 1.5 A Max BTL VCM driver with low crossover distortion
- PWMDAC for VCM drive current control
- Power off brake function for spindle motor
- Auto retract with constant output voltage
- Booster
- Internal Protector (OTSD, LVI)
- Precision power monitor
- OP amplifier


## HA13614FH

## Pin Arrangement



## HITACHI

## Pin Description

| Pin No. | Pin Name | Function |
| :---: | :---: | :---: |
| 1 | OP1OUT | Output of OP amp. 1 |
| 2 | OP1IN(-) | Inverted input of OP amp. 1 |
| 3 | OP2IN(+) | Non-inverted input of OP amp. 2 |
| 4 | Vss | Power supply for +5 V |
| 5 | OP2OUT | Output of OP amp. 2 |
| 6 | PC | External time costant connection terminal for phase compensation of VCM driver |
| 7 | VCMPS | Current sensing terminal for VCM driver |
| 8 | VCMN | Output of VCM driver (Inverted output of VCMP) |
| 9 | Rs | Current sensing terminal for VCM driver (differential input for VCMPS) |
| 10 | VCMIN | Input of VCM driver (differential input for VREF) |
| 11 | VCMP | Output of VCM driver (inverted output of VCMN) |
| 12 | VCMSLC | External capacitor connection terminal for stabilizing internal reference voltage of VCM driver |
| 13 | RETPOW | Power supply terminal of retract driver |
| 14 | RETSET | Output voltage set up terminal of retract driver |
| 15 | BC1 | External capacitor connection terminal for pumping of booster |
| 16 | BC2 |  |
| 17 | Vpsv | +12 V power supply for VCM driver |
| 18 | VBST | Output of booster circuit |
| 19 | BRKDLY | Time constance set up terminal of delayed brake |
| 20 | U | U-phase output of spindle motor driver |
| 21 | V | V-phase output of spindle motor driver |
| 22 | RNF | Current sensing terminal for spindle motor driver |
| 23 | BRK | External capacitor connection terminal for power off brake |
| 24 | LVI2 | Resistor connection terminal for set up the threshold of +3.3 V power monitor |
| 25 | CT | Center tap connection terminal for spindle motor |
| 26 | ISENSE | Input of PWM comparator |
| 27 | W | W-phase output of spindle motor driver |
| 28 | Vpss | +12 V power supply for spindle motor driver |
| 29 | FLTOUT | PWMDAC output for current control of spindle motor driver |
| 30 | VpsOUT | Output of power supply switch |
| 31 | VpsiN | Input of power supply switch (+12 V) |
| 32 | NFLT | Output of pre-filter for B-EMF sensing (capacitor connection terminal) |
| 33 | UFLT |  |

## HA13614FH

Pin Description (cont)

| Pin | No. | Pin Name |
| :--- | :--- | :--- |
| 34 | Function |  |
| 35 | PHASE | PWMDAC input for current control of spindle motor driver |
| 36 | COMM | Toggle signal output for zero-crossing timing of B-EMF |
| 37 | CLK | Commutation signal input for spindle motor driver during synchronous driving |
| 38 | $\overline{\text { SCLK }}$ | Clock input of serial port for data strobe |
| 39 | $\overline{\text { SEENAB }}$ | Enable signal input of serial port |
| 40 | DATA | Data signal input of serial port |
| 41 | 12VGOOD | Output of power monitor for +12 V power supply (open drain) |
| 42 | VIPWML | PWMDAC input for current control of VCM driver |
| 43 | VIPWMH |  |
| 44 | VREF | Output of internal reference voltage |
| 45 | DACOUT | PWMDAC output for current control of VCM driver |
| 46 | DELAY | Capacitor connection terminal for set up the power on reset time |
| 47 | LVI1 | Resistor connection terminal for set up the threshold of +12 V power monitor |
| 48 | $\overline{\text { POR }}$ | Output of power on reset signal |
| TAB | GND | Ground of this IC |

## Block Diagram



## Serial Port

## Construction



Note: When $\overline{\text { POR }}=$ Low, internal RESET signal becomes High and when RESET $=$ High, all bit of serial port are set up default value as shown in table 2 .

Figure 1 Construction of Serial Port
Table 1 Truth Table of Internal RESET Signal

| Input | Output | Note |
| :--- | :--- | :--- |
| $\overline{\text { POR }}$ | RESET |  |
| Low | High | 1 |
| Open | Low | 1 |

Note: 1. When +5 V or +3.3 V power supply goes to Low, then $\overline{\mathrm{POR}}=$ Low.
$\overline{\mathrm{POR}}$ output is able to construct the wired logic with external signal.

## Input Data

MSB

| D15 | D14 | D13 | D12 | D11 | D10 | D9 | D8 | D7 | D6 | D5 | D4 | D3 | D2 | D1 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |

Figure 2 Input Data
The serial port is required the 16 bits data (D0 to D15). When the data length is less than 16 bits, the internal register will not be up dated. And when the data length is more than 16 bits, this register will take later 16 bits and ignore the faster bit.

## Bit Assingnment

Table 2 Bit Assingnment of Serial Port

| Bit | Symbol | $\mathbf{1}(=$ High) | $\mathbf{0}$ (= Low) | Default | Note |
| :--- | :--- | :--- | :--- | :--- | :--- |
| D0 | STANDBY | Active | Stand by | 0 | 1 |
| D1 | VCMENAB | VCM enable | VCM disable | 0 | 1 |
| D2 | SPNENAB | Spindle enable | Spindle disable | 0 | 1 |
| D3 | BRAKE | Brake enable | Brake disable | 0 | 1 |
| D4 | SENSEN | B-EMF sense enable | B-EMF sense disable | 0 | 2 |
| D5 | VARCNT | Variable count | Normal count | 0 | 2 |
| D6 | EXTCOM | External commutation | Internal commutation | 0 | 2 |
| D7 | SRCTL1 | High slew rate | Low slew rate | 0 | 3 |
| D8 | SRCTL2 | Commutation time select (See table 4) | 0 | 4 |  |
| D9 | SRCTL3 |  |  | 0 | 4 |
| D10 | OFFTIME1 | Off time select of PWM drive (See table 5) | 0 | 5 |  |
| D11 | OFFTIME2 |  |  | 0 | 5 |
| D12 | SPNGAIN | High gain | Low gain | 0 | 6 |
| D13 | RETRACT | Retract | Not retract | 0 | 1 |
| D14 | TEST1 | For testing |  | 0 | 7 |
| D15 | TEST2 |  |  | 0 | 7 |

Note: 1. The priority of operation for each bit is as shown in table 3.
2. This bit is using for start up of spindle motor. Please refer to the application note explained about start up of spindle motor.
3. The slew rate during every commutation of spindle motor is selectable by using this bit. Please select the suitable value of this bit for your motor.
4. This bit is used for setting up the commutation time (refer to figure 9 ) of spindle motor as shown in table 4.
5. This bit is used for setting up the off time at PWM driving of spindle motor as shown in table 5 .
6. The gain of current control for spindle motor is selectable by using this bit. Please select the suitable value of this bit for your motor.
7. This bit will be used in fabrication test. Please set up D15 = " 0 " normally. SPNCTL terminal (pin 35) is using for output terminal in the case of " 1 " for testing. Then please do not input signal into pin 35 from outside.

## HA13614FH

Table 3 Truth Table

| Input |  |  |  |  |  |  | Driver Output |  |  | Power Switch |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| OTSD | $\underset{* 1}{12 \mathrm{VGOOD}}$ | STANDBY | SPNENAB | BRAKE | RETRACT | Vamenab | Spindle Driver | vcm Driver | Retract Driver |  |
| Enable | Low | $x^{* 2}$ | $\times$ | $\times$ | $\times$ | $\times$ | Braking | Cut off | On | Cut off |
| Disable | Low | $\times$ | $\times$ | $\times$ | $\times$ | $\times$ | Braking | Cut off | On | Cut off |
| Disable | High | Low | $\times$ | $\times$ | $\times$ | $\times$ | Braking | Cut off | Cut off | Cut off |
| Disable | High | High | 0 | 0 | 0 | 0 | Cut off | Cut off | Cut off | On |
| Disable | High | High | 0 | 1 | 0 | 0 | Braking | Cut off | Cut off | On |
| Disable | High | High | 1 | $\times$ | 0 | 0 | On | Cut off | Cut off | On |
| Disable | High | High | 0 | 0 | 0 | 1 | Cut off | On | Cut off | On |
| Disable | High | High | 0 | 1 | 0 | 1 | Braking | On | Cut off | On |
| Disable | High | High | 1 | $\times$ | 0 | 1 | On | On | Cut off | On |
| Disable | High | High | 0 | 0 | 1 | $\times$ | Cut off | Cut off | On | On |
| Disable | High | High | 0 | 1 | 1 | $\times$ | Braking | Cut off | On | On |
| Disable | High | High | 1 | $\times$ | 1 | $\times$ | On | Cut off | On | On |

Note: 1. The 12VGOOD terminal is open drain output type. The 12VGOOD signal output is determined by the power monitor output for 12 V power supply, $\overline{\mathrm{POR}}$ output and OTSD signal as shown in the table below.

| 12 V Supply | $\overline{\text { POR }}$ | OTSD | 12VGOOD |
| :--- | :--- | :--- | :--- |
| Cut off | $\times$ | $\times$ | Low |
| $\times$ | Low | $\times$ | Low |
| $\times$ | $\times$ | Enable | Low |
| Normal | High | Disable | High |

2. The symbol " $x$ " means "Don't care".

Table 4 Commutation Time

| SRCTL2 | SRCTL3 | Commutation Time (s) |
| :--- | :--- | :--- |
| 0 | 0 | $24 \times(128 / \mathrm{fclk})$ |
| 0 | 1 | $16 \times(128 / \mathrm{fclk})$ |
| 1 | 0 | $12 \times(128 /$ fclk $)$ |
| 1 | 1 | No slew rate control |

Note: The "fclk" is the frequency on pin "CLK". (Recommendation: 20 MHz )

Table 5 OFF Time at PWM Drive

| OFFTIME1 | OFFTIME2 | OFF Time (s) |
| :--- | :--- | :--- |
| 0 | 0 | $1 \times(32 / \mathrm{fclk})+(4 / \mathrm{fclk})$ |
| 0 | 1 | $2 \times(32 / \mathrm{fclk})+(4 / \mathrm{fclk})$ |
| 1 | 0 | $3 \times(32 / \mathrm{fclk})+(4 / \mathrm{fclk})$ |
| 1 | 1 | $4 \times(32 / \mathrm{fclk})+(4 / \mathrm{fclk})$ |

## Data Input Timing



Figure 3 Input Timing of Serial Port

## HA13614FH

## Timing Chart

## Power on Reset (1)



Figure 4 Operation of the Power Monitor (1)

## Power on Reset (2)



Note: This retract driver requires the electrical power from B-EMF of spindle motor.
Figure 5 Operation of the Power Monitor (2)

Power on Reset (3)


Figure 6 Operation of the Power Monitor (3)

## Power Off Retract \& Brake



Figure 7 Operation of Power Off Retract \& Brake

## Start-up of the Spindle motor



- Using external commutation mode


Note: "Synchronous driving" is defined as the period after changing SPNENAB $=\mathrm{L}$ to H until the first positive edge of the PHASE signal.

Figure 8 Start-up of the Spindle Motor

## HITACHI

## Commutation Timing of the Spindle motor



Note: 1. In the case of external commutation mode (EXTCOM=1), the signal PHASE will toggle at every BEMF zero-crossing, and selected the internal commutation mode (EXTCOM=0), the PHASE will have the same period as B-EMF of the spindle motor.
2. This is delay time by pre-LPF of the B-EMF amplifier. This delay time can be adjust by the value of external filter capacitor C101, C102. To get the maximum driving efficiency of the spindle motor, these capacitor value should be chosen as equation (17) in the "External components" section.
3. The slew rate of every commutation timing is controllable by changing the SRCTL1, SRCTL2 and SRCTL3 in the serial port.

Figure 9 Commutation Timing of the Spindle motor

## Application



## HA13614FH

## External Components

| Parts No. | Recommendation Value | Purpose | Note |
| :---: | :---: | :---: | :---: |
| R101 | - | Set up threshold of power monitor for Vps | 1 |
| R102 | - |  |  |
| R103 | $\geq 5.6 \mathrm{k} \Omega$ | Pull up for POR terminal |  |
| R104 | - | Gain dumping for VCM driver | 5 |
| R105 | - | Set up output voltage of retract driver for pin VCMP | 6 |
| R106 | - |  |  |
| R107 | - | Set up threshold of power monitor for Vdd | 1 |
| R108 | - |  |  |
| R109 | - | Set up time constance of delayed brake | 12 |
| R110 | $\geq 5.6 \mathrm{k} \Omega$ | Pull up for 12VGOOD terminal |  |
| R2 | - | Filter constant of LPF | 3 |
| R3 | - |  |  |
| Rnf | $0.33 \Omega$ | Current sensing for spindle motor | 7 |
| $\mathrm{R}_{\mathrm{s}}$ | $0.47 \Omega$ | Current sensing for VCM | 4 |
| C101, C102 | - | Pre-filter of B-EMF amplifier | 10 |
| C103 | - | Filter of PWMDAC for current control of spindle motor | 9 |
| C104 | $0.1 \mu \mathrm{~F}$ | Filter of internal reference output |  |
| C105 | $0.1 \mu \mathrm{~F}$ | Set up delay time of $\overline{\mathrm{POR}}$ signal | 8 |
| C106 | $0.22 \mu \mathrm{~F}$ | Boost up of power supply |  |
| C107 | $2.2 \mu \mathrm{~F}$ | Stabilizing boost up voltage |  |
| C108 | - | Gain dumping for VCM driver | 5 |
| C109 | $0.1 \mu \mathrm{~F}$ | Stabilizing reference voltage of VCM driver |  |
| C110 | $0.1 \mu \mathrm{~F}$ | By passing of power supply |  |
| C111 | $0.1 \mu \mathrm{~F}$ |  |  |
| C112 | - | Keeping brake function | 12 |
| C113 | $0.1 \mu \mathrm{~F}$ | By passing of power supply |  |
| C114 | $0.1 \mu \mathrm{~F}$ |  |  |
| C115 | - | Stabilizing output voltage of retract driver for pin VCMP | 11 |
| C116 | - | Set up time constance of delayed brake | 12 |
| C117 | $0.1 \mu \mathrm{~F}$ | Stabilizing LVI2 terminal |  |
| C1 | - | Filter constant of LPF | 3 |
| C2 | - |  |  |
| C3 | - |  |  |

Notes: 1. The operation threshold voltage of Vps or Vdd is determined by resistor R101, R102 or R107, R108 as follows.


- for Vps
$\begin{aligned} & \text { Recovery } \\ & \text { voltage }\end{aligned} \quad \operatorname{Vup}(\mathrm{Vps})=(\mathrm{Vsd} 1+\mathrm{Vhys} 3) \cdot\left(1+\frac{\mathrm{R} 101}{\mathrm{R} 102}\right) \quad[\mathrm{V}]$
Cut off
voltage $\quad$ Vdwn $(\mathrm{Vps})=\mathrm{Vsd} 1 \cdot\left(1+\frac{\mathrm{R} 101}{\mathrm{R} 102}\right) \quad[\mathrm{V}]$
(2)
where, Vsd1 : Operating voltage of the power monitor [V] (refer to Electrical Charasteristics)
Vhys3 : Hysteresis voltage of the power monitor [V] (refer to Electrical Charasteristics)
- for Vdd
$\begin{aligned} & \text { Recovery } \\ & \text { voltage }\end{aligned} \quad \operatorname{Vup}(\mathrm{Vdd})=(\mathrm{Vsd1}+\mathrm{Vhys} 4) \cdot\left(1+\frac{\mathrm{R} 107}{\mathrm{R} 108}\right) \quad[\mathrm{V}]$
Cut off
voltage $\quad$ Vdwn $(V d d)=$ Vsd1 $\cdot\left(1+\frac{\mathrm{R} 107}{\mathrm{R} 108}\right) \quad[\mathrm{V}]$
where, Vhys4: Hysteresis voltage of the power monitor [V] (refer to Electrical Charasteristics)

2. The relation between PWMDAC input VIPWMH, VIPWML for VCM driver current control and VCM driver input (VCMIN - VREF) is determined by following equation. (refer to below figure)
VCMIN - VREF $=\frac{6.4}{6500} \cdot(64 \cdot$ DPWMH + DPWML $)-3.2$
where, VREF : Internal reference voltage [V] (refer to Electrical Charasteristics)
DPWMH : Duty of input signal on terminal VIPWMH [\%]
DPWML : Duty of input signal on terminal VIPWML [\%]

3. The 3rd order LPF at next stage of PWMDAC is characterized by internal OP amp. and capacitor C1, C2, C3 and resistor R2, R3. These components value are determined by following equations. $\mathrm{C} 1=\frac{1}{2 \cdot \pi \cdot \mathrm{fc} \cdot \mathrm{R} 1} \quad[\mathrm{~F}]$

$$
\begin{align*}
& \mathrm{C} 3=220 \cdot 10^{-12} \quad[\mathrm{~F}]  \tag{5}\\
& \mathrm{C} 2=\frac{1}{2} \cdot \frac{4 \cdot \mathrm{k}+1-\sqrt{8 \cdot \mathrm{k}+1}}{\mathrm{k}^{2}} \cdot \mathrm{C} 3 \quad[\mathrm{~F}]  \tag{F}\\
& \mathrm{R} 2=\frac{\mathrm{k}}{\sqrt{4 \cdot \mathrm{k}+1-\sqrt{8 \cdot \mathrm{k+1}}} \cdot \frac{\sqrt{2}}{2 \cdot \pi \cdot \mathrm{fc} \cdot \mathrm{C} 3}}  \tag{7}\\
& \mathrm{R} 3=\mathrm{R} 2 \quad[\Omega]  \tag{8}\\
& \mathrm{k}=\frac{\mathrm{R} 5}{\mathrm{R} 4}=0.604
\end{align*}
$$

where, fc : Cut off frequency of 3rd order LPF [Hz]
R1 : Output resistance of PWMDAC [ $\Omega$ ] (refer to Electrical Characteristics)
4. The driving current of VCM Ivcm is determined by following equation.
$\mathrm{lvcm}=\frac{\mathrm{Vvcmin}-\mathrm{VREF}}{\mathrm{R}_{\mathrm{S}}} \cdot \operatorname{Gvcm} \quad[\mathrm{A}]$
where, Vvcmin : Input voltage on terminal VCMIN (pin 10) [V]
Gvem : Transfer function of VCM driver [dB] (refer to Electrical Characteristics)
5. Capacitor C108 and resistor R104 are useful to dump the gain peaking of VCM driver. These components also determine the gain band width of VCM driver BW1 which should be chosen less than 10 kHz , as follows.
$\mathrm{R} 104=\frac{12 \pi \cdot \mathrm{BW} 1 \cdot \mathrm{Lvcm}}{\mathrm{R}_{\mathrm{S}}} \quad[\mathrm{k} \Omega]$
$\mathrm{C} 108=\frac{\mathrm{Lvcm}}{\mathrm{R}_{\mathrm{S}}+\mathrm{R}_{\mathrm{L}}} \cdot \frac{1}{\mathrm{R} 104} \quad[F]$
where, $R_{L} \quad$ : Coil resistance of VCM $[\Omega]$
Lvcm : Coil inductance of VCM [H]
6. Retract current Iret is determined by following equation.

Iret $=\frac{0.7 \times\left(1+\frac{\mathrm{R} 105}{\mathrm{R} 106}\right)-\text { Vretsat }}{\mathrm{R}_{\mathrm{S}}+\mathrm{R}_{\mathrm{L}}}$
[A]

Vretsat : Output saturation voltage of retract driver [V]
(refer to Electrical Characteristics)
7. The relation between duty of input signal on terminal SPCNTL (pin 34) and output current of spindle motor driver Ispn is as follows.
Ispn $=\frac{\text { Vref }- \text { Voff1 }}{\text { Rnf }} \cdot$ duty [A]
Vref : Reference voltage of current control amplifier [V]
Vref = Vref2 (@SPNGAIN = 1)
Vref = Vref3 (@SPNGAIN = 0)
Voff1 : Offset voltage of current control amplifier [V]
(refer to Electrical Characteristics)

## HITACHI

8. The delay time of the power monitor for start up is as follows.
tpor $=140 \cdot$ C105 $\quad[\mathrm{ms}]$
9. The cut off frequency fcpwm of the filter for current control input of the spindle motor is as follows.
fcpwm $=\frac{1}{2 \pi \times 20 \mathrm{k} \cdot \mathrm{C} 103} \quad[\mathrm{~Hz}]$
10. To get the maximum driving efficiency for spindle motor, the capacitor C101, C102 should be chosen as following equation.
C101 $=0.8 \cdot$ C102

C102 $=\frac{\tan (\pi / 6)}{2 \pi \cdot 13 \mathrm{k}} \cdot \frac{1}{\text { fbemf }} \quad[\mathrm{F}]$
fbemf : Back EMF frequency at standard rotation speed of the spindle motor [Hz] where, please set the value of C101, C102 so that C101 < C102 can be kept including the accuracy of the absolute value to assure the stability of motor starting and speed lock state.
11. To stabilize output voltage od retract driver, the capacitor C115 should be chosen as following equation. Please chose same values for C115.
$\mathrm{C} 115=\frac{3 \cdot 10^{-6}}{2 \pi \cdot(\mathrm{R} 105 / / \mathrm{R} 106)} \quad[\mathrm{F}]$
12. Time $\mathrm{t}_{\text {BRKDLY }}$ of the delayed brake of $\mathrm{V}, \mathrm{W}$ phase for retract is determined by resistor R109 and capacitor C112, C116 as following equation.
$\mathrm{t}_{\text {BRKDLY }}=-\frac{\mathrm{C} 116 \cdot \mathrm{R} 109}{1+\frac{\mathrm{C} 116}{\mathrm{C} 112}} \cdot \ln \left[1-\frac{\mathrm{V} \text { thb }}{\mathrm{V}_{\text {BRK0 }}} \cdot\left(1+\frac{\mathrm{C} 116}{\mathrm{C} 112}\right)\right]$
where, Vthb : Threshold voltage that output MOS transistor of spindle motor driver is operated.
$\mathrm{V}_{\text {вRKо }}=\mathrm{Vpss}-0.7$ [V]
Vpss : +12 V power supply for spindle motor driver
and, please select capacitor C112 and C116 that the ratio of C112/C116 is more than 3 times, because the last voltage of BRK and BRKDLY terminals falls if the value of C116 is big for C112, and effect of brake goes down.

## HA13614FH

## Absolute Maximum Ratings

| Item | Symbol | Rating | Unit | Note |
| :--- | :--- | :--- | :--- | :--- |
| Power supply | Vss | 6.0 | V | 1 |
|  | Vpss | 15 | V | 2 |
|  | Vpsv | 15 | V | 2 |
| Spindle current | Ispn | 2.0 | A | 3 |
| VCM current | Ivcm | 1.5 | A | 3 |
| Input voltage | Vin | -0.33 to Vss +1.0 | V | 4 |
| Power dissipation | $\mathrm{P}_{\mathrm{T}}$ | 5.0 | W | 5 |
| Junction temperature | Tj | 150 | ${ }^{\circ} \mathrm{C}$ | 6 |
| Storage temperature | Tstg | -55 to +125 | ${ }^{\circ} \mathrm{C}$ |  |

Notes: 1 . Operating voltage range is 4.25 V to 5.5 V . If power supply voltage exceed this operating range in actual application, the reliability of this IC can not be guaranteed.
2. Operating voltage range is 10.2 V to 13.8 V .
3. ASO (Area of Safety Operation) of each output transistor is shown in figure 10.

Operating locus must be within the ASO.
4. Applied to CLK, COMM, SPNCTL, VIPWMH, VIPWML, $\overline{\text { SCLK, DATA and SEENAB. }}$
5. Thermal resistance $\theta \mathrm{j}-\mathrm{a} \leq 30^{\circ} \mathrm{C} / \mathrm{W}$ (Using 4 layer glass epoxy board)
6. Operating junction temperature range is $0^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$.


Figure 10 ASO of Output Transistor

Electrical Characteristics $\left(\mathrm{Ta}=25^{\circ} \mathrm{C}, \mathrm{Vss}=5 \mathrm{~V}, \mathrm{Vpss}=\mathrm{Vpsv}=12 \mathrm{~V}\right)$

| Item |  | Symbol |  | Typ | Max | Unit | Test Conditions | Applicable Pins | Note |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Supply current |  | Iss0 | - | 2.0 | 3.4 | mA | Stand by, fclk $=20 \mathrm{MHz}$ | Vss |  |
|  |  | Iss1 | - | 3.2 | 4.2 | mA | fclk $=20 \mathrm{MHz}$ |  |  |
|  |  | Ips0 | - | 1.6 | 2.4 | mA | Stand by | Vpss \& Vpsv | 1 |
|  |  | Ips1 | - | 42 | 56 | mA |  |  |  |
| Power switch | Output on resistance | Rono | - | 0.2 | 0.3 | $\Omega$ |  | VpsIN VpsOUT |  |
|  | Output leacage current | Icer0 | - | - | $\pm 10$ | $\mu \mathrm{A}$ | VpsOUT=15V, <br> VpsiN=0V, <br> Vss=0V, <br> Vpss=Vpsv=0V |  |  |
| Logic input | Input low current | lil1 | - | - | $\pm 10$ | $\mu \mathrm{A}$ | Vil=0V | CLK, COMM, |  |
|  | Input high current | lih1 | - | - | $\pm 10$ | $\mu \mathrm{A}$ | Vih1 $=5 \mathrm{~V}$ | SCLK <br> DATA, |  |
|  | Input low voltage | Vil1 | - | - | 0.8 | v |  | SEENAB, VIPWMH, |  |
|  | Input high voltage | Vih1 | 2.0 | - | - | v |  | VIPWML, SPNCTL |  |
|  | Clock frequency | fclk | 19 | - | 21 | MHz |  |  |  |
| Logic output1 | Output high voltage | Voh1 | 4.6 | - | - | v | $\mathrm{loh}=1 \mathrm{~mA}$ | PHASE |  |
|  | Output low voltage | Vol1 | - | - | 0.4 | v | $1 \mathrm{l}=2 \mathrm{~mA}$ |  |  |
| Logic output2 | Output leakage current | Icer1 | - | - | $\pm 10$ | $\mu \mathrm{A}$ | Vo=5.5V | $\overline{\text { POR, }}$ 12VGOOD | 5 |
|  | Output low voltage | Vol2 | - | - | 0.4 | v | $1 \mathrm{l}=2 \mathrm{~mA}$ |  |  |

Electrical Characteristics $\left(\mathrm{Ta}=25^{\circ} \mathrm{C}, \mathrm{Vss}=5 \mathrm{~V}, \mathrm{Vpss}=\mathrm{Vpsv}=12 \mathrm{~V}\right)$ (cont)

| Item |  | Symbol | Min | Typ | Max | Unit | Test Conditions | Applicable Pins | Note |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Spindle motor driver | Output on resistance | Ron1 | - | 1.2 | 1.5 | $\Omega$ | $\mathrm{lo} \leq 1.5 \mathrm{~A}$ | U, V, W | 2 |
|  | On resistance during braking | Ron2 | - | - | 3.0 | $\Omega$ | $\begin{aligned} & \mathrm{lo}=0.4 \mathrm{~A}, \\ & \mathrm{BRK}=3 \mathrm{~V} \end{aligned}$ |  |  |
|  | Output leakage current | Icer3 | - | - | $\pm 2$ | mA | $\mathrm{Vo}=15 \mathrm{~V}$ |  |  |
|  | Output clamp diode forward voltage | Vf | - | 0.9 | 1.2 | V | $\mathrm{ff}=0.5 \mathrm{~A}$ |  |  |
|  | Output MOS operating threshold voltage | Vthb | - | 2 | - | V | Ron=(Ron/2) $\times 10$ |  |  |
|  | Leakage current on brake terminal | Icer4 | - | - | 0.6 | $\mu \mathrm{A}$ | $\begin{aligned} & \text { Vpsv=GND, } \\ & \text { Vo=8V } \end{aligned}$ | BRK, BRKDLY |  |
|  | Input filter \& current control amp. | Vref2 | - | 490 | $\pm 10 \%$ | mV | $\begin{aligned} & \text { SPNGAIN=1, } \\ & \text { SPNCTL=Vss } \end{aligned}$ | ISENSE, <br> FLTOUT |  |
|  |  | Vref3 | - | 250 | $\pm 10 \%$ | mV | SPNGAIN=0, <br> SPNCTL=Vss |  |  |
|  | Current control amp. offset voltage | Voff1 | - | -10 | $\pm 20$ | mV | SPNCTL=GND |  |  |
| B-EMF amp. | Input offset voltage | Voff2 | - | - | $\pm 20$ | mV | Synchronous drive | $\begin{aligned} & \text { U, V, W, } \\ & \text { UFLT, } \\ & \text { NFLT } \end{aligned}$ |  |
|  |  | Voff3 | - | - | $\pm 20$ | mV | B-EMF sens drive |  |  |
|  | Input <br> hysteresis voltage | Vhys1 | 70 | 90 | 110 | $m \vee p-p$ | Synchronous drive |  |  |
|  |  | Vhys2 | 35 | 45 | 55 | mVp-p | B-EMF sens drive |  |  |

Electrical Characteristics $\left(\mathrm{Ta}=25^{\circ} \mathrm{C}, \mathrm{Vss}=5 \mathrm{~V}, \mathrm{Vpss}=\mathrm{Vpsv}=12 \mathrm{~V}\right)($ cont $)$

| Item |  | Symbol | Min | Typ | Max | Unit | Test Conditions | Applicable Pins | Note |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| VCM driver | Output on resistance | Ron2 | - | 1.4 | 1.8 | $\Omega$ | $10 \leq 1.0 \mathrm{~A}$ | VCMP, VCMN | 2 |
|  | Output leakage current | Icer5 | - | - | $\pm 2$ | mA | V = 15 V |  |  |
|  | Output quiescent voltage | Vq | - | Vpsv/2 | $\pm 5 \%$ | v | $\begin{aligned} & \mathrm{R}_{\mathrm{S}}=0.47 \Omega, \mathrm{R}_{\mathrm{L}}=10 \Omega, \\ & \mathrm{~L}=2 \mathrm{mH}, \\ & \mathrm{R} 104=1.6 \mathrm{M} \Omega, \\ & \mathrm{C} 108=120 \mathrm{pF} \end{aligned}$ |  |  |
|  | Transfer gain | Gvem | - | -18 | - | dB |  | VCMPS, Rs | 4 |
|  | Gain band width | BW1 | - | 10 | - | kHz |  |  |  |
|  | Input resistance | Rin | - | 60 | $\pm 30 \%$ | k $\Omega$ |  | VCMIN |  |
| $\begin{aligned} & \text { PWM } \\ & \text { DAC } \end{aligned}$ | Input minimum pulse width | Tpwm | 50 | - | - | ns |  | VIPWMH, VIPWML |  |
|  | Output resistance | R1 | - | 740 | $\pm 30 \%$ | $\Omega$ |  | FLTOUT |  |
|  | Output voltage | Vo1 | - | 0.4 | $\pm 10 \%$ | v | VIPWMH=High, VIPWML=High | VCMPS, Rs | 3 |
|  |  | Vo2 | - | 0.4 | $\pm 10 \%$ | v | VIPWMH=Low, VIPWML=Low |  |  |
|  | Output offset voltage | Voff4 | - | - | $\pm 10$ | mV |  |  |  |
|  | Gain ratio | Rat | - | 64 | $\pm 2 \%$ | - | Rat=VIPWMH/ VIPWML |  |  |
|  | Reference voltage | Vref | - | 5.3 | $\pm 5 \%$ | v | $10= \pm 1 \mathrm{~mA}$ | VREF |  |
| Retract driver | Retract driver output voltage | Vretout | - | 1.0 | $\pm 8 \%$ | v | $\begin{aligned} & \text { Vpss=6.0V, } \\ & \mathrm{R} 105=13 \mathrm{k} \Omega, \\ & \mathrm{R} 106=33 \mathrm{k} \Omega, \\ & \mathrm{R}_{\mathrm{L}}=10 \Omega, \mathrm{R}_{\mathrm{S}}=0.47 \Omega \end{aligned}$ | VCMP |  |
|  | VCMN output saturation voltage | Vretsat | 0.1 | 0.2 | 0.4 | v |  | VCMN |  |

Electrical Characteristics $\left(\mathrm{Ta}=25^{\circ} \mathrm{C}, \mathrm{Vss}=5 \mathrm{~V}, \mathrm{Vpss}=\mathrm{Vpsv}=12 \mathrm{~V}\right)($ cont $)$

| Item |  | Symbol | Min | Typ | Max | Unit | Test Conditions | Applicable Pins | Note |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Power monitor | Operating voltage | Vsd1 | - | 1.415 | $\pm 3 \%$ | V |  | LVI1, LVI2 |  |
|  | Hysteresis | Vhys3 | - | 60 | - | mV |  | LVI1 |  |
|  |  | Vhys4 | - | 30 | - | mV |  | LVI2 |  |
|  | Cut off voltage | Vsd2 | 4.1 | - | - | V |  | Vss |  |
|  | Recovery voltage | Vrec | - | - | 4.4 | V |  |  |  |
|  | POR delay time | tpor | 10 | 14 | $२ 0$ | ms | C105 $=0.1 \mu \mathrm{~F}$ | $\overline{\mathrm{POR}}$ |  |
| OP amp. 1 | Output resistance | Rout2 | - | - | 10 | $\Omega$ | Shorted between OP1OUT and OP1IN(-) | OP1OUT |  |
|  | Output maximum current | Iomax1 | - | - | $\pm 1$ | mA |  |  |  |
|  | Output voltage deviation | Vdev | - | 1.415 | $\pm 3 \%$ | V |  |  |  |
|  | Input bias current | IB1 | - | - | $\pm 10$ | $n A$ |  | OP1IN(-) |  |
|  | Gain band width | BW2 | - | 1.0 | - | MHz |  | OP1OUT |  |
| OTSD | Operating temperature | Tsd | 125 | 150 | - | ${ }^{\circ} \mathrm{C}$ |  |  | 4 |
|  | Hysteresis | Thys | - | 25 | - | ${ }^{\circ} \mathrm{C}$ |  |  |  |

Note: 1. Specified by sum of supply current to Vpss and Vpsv terminal.
2. Specified by sum of saturation voltage and lower saturation voltage.
3. Specified by differential voltage on both side of $R_{s}$ at shorting between DACOUT and OP2IN(+), and between OP2OUT and VCMIN, respectively.
4. Guaranteed by design.
5. The 12 VGOOD terminal is open drain output type.

## Package Dimensions



## Cautions

1. Hitachi neither warrants nor grants licenses of any rights of Hitachi's or any third party's patent, copyright, trademark, or other intellectual property rights for information contained in this document. Hitachi bears no responsibility for problems that may arise with third party's rights, including intellectual property rights, in connection with use of the information contained in this document.
2. Products and product specifications may be subject to change without notice. Confirm that you have received the latest product standards or specifications before final design, purchase or use.
3. Hitachi makes every attempt to ensure that its products are of high quality and reliability. However, contact Hitachi's sales office before using the product in an application that demands especially high quality and reliability or where its failure or malfunction may directly threaten human life or cause risk of bodily injury, such as aerospace, aeronautics, nuclear power, combustion control, transportation, traffic, safety equipment or medical equipment for life support.
4. Design your application so that the product is used within the ranges guaranteed by Hitachi particularly for maximum rating, operating supply voltage range, heat radiation characteristics, installation conditions and other characteristics. Hitachi bears no responsibility for failure or damage when used beyond the guaranteed ranges. Even within the guaranteed ranges, consider normally foreseeable failure rates or failure modes in semiconductor devices and employ systemic measures such as failsafes, so that the equipment incorporating Hitachi product does not cause bodily injury, fire or other consequential damage due to operation of the Hitachi product.
5. This product is not designed to be radiation resistant.
6. No one is permitted to reproduce or duplicate, in any form, the whole or part of this document without written approval from Hitachi.
7. Contact Hitachi's sales office for any questions regarding this document or Hitachi semiconductor products.

## HITACHI

Hitachi, Ltd.
Semiconductor \& Integrated Circuits.
Nippon Bldg., 2-6-2, Ohte-machi, Chiyoda-ku, Tokyo 100-0004, Japan
Tel: Tokyo (03) 3270-2111 Fax: (03) 3270-5109

| URL | NorthAmerica | $\vdots$ http:semiconductor.hitachi.com/ |
| :--- | :--- | :--- |
|  | Europe | $\vdots$ http://www.hitachi-eu.com/hel/ecg |
|  | Asia (Singapore) | $\vdots$ http://www.has.hitachi.com.sg/grp3/sicd/index.htm |
| Asia (Taiwan) | $\vdots$ http://www.hitachi.com.tw/E/Product/SICD_Frame.htm |  |
|  | Asia (HongKong) | $\vdots$ http://www.hitachi.com.hk/eng/bo/grp3/index.htm |
|  | Japan | $\vdots$ http://www.hitachi.co.jp/Sicd/indx.htm |

## For further information write to:

Hitachi Semiconductor (America) Inc.
179 East Tasman Drive,
San Jose, CA 95134
Tel: <1> (408) 433-1990
Fax: <1>(408) 433-0223

Hitachi Europe GmbH
Electronic components Group Dornacher Stra§e 3
D-85622 Feldkirchen, Munich Germany
Tel: <49> (89) 9 9180-0
Fax: <49> (89) 9293000
Hitachi Europe Ltd.
Electronic Components Group.
Whitebrook Park
Lower Cookham Road
Maidenhead
Berkshire SL6 8YA, United Kingdom
Tel: <44> (1628) 585000
Fax: <44> (1628) 778322

Hitachi Asia Pte. Ltd. 16 Collyer Quay \#20-00
Hitachi Tower
Singapore 049318
Tel: 535-2100
Fax: 535-1533
Hitachi Asia Ltd.
Taipei Branch Office
3F, Hung Kuo Building. No.167,
Tun-Hwa North Road, Taipei (105)
Tel: <886> (2) 2718-3666
Fax: <886> (2) 2718-8180

Copyright ' Hitachi, Ltd., 1999. All rights reserved. Printed in Japan.

