

# HA5320/883

# High Speed Precision Sample and Hold Amplifier

July 1994

# Features

- This Circuit is Processed in Accordance to MIL-STD-883 and is Fully Conformant Under the Provisions of Paragraph 1.2.1.
- Gain, DC ..... 2 x 10<sup>6</sup> V/V (Typ)

- Hold Step Error ......1.0mV (Typ)
- Internal Hold Capacitor
- Fully Differential Input
- TTL Compatible

# Applications


- High Bandwidth Precision Data Acquisition Systems
- Inertial Navigation and Guidance Systems
- Ultrasonics
- SONAR / RADAR
- Digital to Analog Converter Deglitcher

# Description

The HA-5320/883 was designed for use in precision, high speed data acquisition systems.

The circuit consists of an input transconductance amplifier capable of providing large amounts of charging current, a low leakage analog switch, and an output integrating amplifier. The analog switch sees virtual ground as its load; therefore, charge injection on the hold capacitor is constant over the entire input/ output voltage range. The pedestal voltage resulting from this charge injection can be adjusted to zero by use of the offset adjust inputs. The device includes a hold capacitor. However, if improved droop rate is required at the expense of acquisition time, additional hold capacitance may be added externally.

This monolithic device is manufactured using the Intersil Dielectric Isolation Process, minimizing stray capacitance and eliminating SCR's. This allows higher speed and latch-free operation. For further information, please see Application Note AN538.



CAUTION: These devices are sensitive to electrostatic discharge; follow proper IC Handling Procedures. http://www.intersil.com or 407-727-9207 | Copyright © Intersil Corporation 1999 7-3 Spec Number 511096-883 File Number 2927.3

Absolute Maximum Ratings	Thermal Information		
Voltage Between V+ and V- Terminals	Thermal Resistance	$\theta_{JA}$	$\theta_{JC}$
Differential Input Voltage 24V	CerDIP Package	66°C/W	16°C/W
Digital Input Voltage (S/H Pin)+8V, -15V	Ceramic LCC Package	57°C/W	9°C/W
Output Current, Continuous (Note 1)±20mA	Package Power Dissipation at +75°C		
Storage Temperature Range	CerDip Package		1.5W
Junction Temperature	Ceramic LCC Package		1.75W
Lead Temperature (Soldering 10s)+300°C	Package Power Dissipation Derating Factor		
ESD Classification	CerDip Package		15mW/ºC
	Ceramic LCC Package		17mW/ºC
CAUTION: Stresses above those listed in "Absolute Maximum Ratings" may ca of the device at these or any other conditions above those indicated in the oper	, 0	s only rating a	nd operation

# **Operating Conditions**

Operating Temperature Range	$\ldots -55^oC \leq T_A \leq +125^oC$
Operating Supply Voltage (±V <sub>S</sub> )	±15V
Analog Input Voltage	±10V

Logic Level Low (V <sub>IL</sub> )0V to 0.8	8V
Logic Level High (V <sub>IH</sub> ) 2.0V to 5.0	ΟV

# TABLE 1. DC ELECTRICAL PERFORMANCE CHARACTERISTICS

Device Tested at: V+ = +15V; V- = -15V; V<sub>IL</sub> = 0.8V (Sample); V<sub>IH</sub> = 2.0V (Hold); C<sub>H</sub> = Internal = 100pF; Signal GND = Supply GND, Unless Otherwise Specified

			GROUP A		LIN	IITS	
PARAMETERS	SYMBOL	CONDITIONS	SUBGROUP	TEMPERATURE	MIN	МАХ	UNITS
Input Offset Voltage	V <sub>IO</sub>		1	+25°C	-1	+1	mV
			2, 3	+125°C, -55°C	-2	+ 2	mV
Input Bias Current	+I <sub>B</sub>		1	+25°C	-200	+200	nA
			2, 3	+125°C, -55°C	-200	+200	nA
	-I <sub>B</sub>		1	+25°C	-200	+200	nA
			2, 3	+125°C, -55°C	-200	+200	nA
Input Offset Current	I <sub>IO</sub>		1	+25°C	-100	+100	nA
			2, 3	+125°C, -55°C	-100	+100	nA
Open Loop Voltage Gain	+A <sub>VS</sub>	$R_L = 1k\Omega$ , $V_{OUT} = +10V$	1	+25°C	120	-	dB
			2, 3	+125°C, -55°C	110	-	dB
	-A <sub>VS</sub>	$R_L = 1k\Omega$ , $V_{OUT} = -10V$	1	+25°C	120	-	dB
			2, 3	+125°C, -55°C	110	-	dB
Common Mode	+CMRR	$V_{+} = 10V, V_{-} = -20V,$	1	+25°C	80	-	dB
Rejection Ratio		$V_{OUT} = -5V, V_{S/H} = -4.2V, V_{GND} = -5V$	2, 3	+125°C, -55°C	80	-	dB
	-CMRR	V+ = 20V, V- = -10V,	1	+25°C	80	-	dB
		$V_{OUT} = +5V, V_{S/H} = 5.8V,$ $V_{GND} = +5V$	2, 3	+125°C, -55°C	80	-	dB
Output Current	+I <sub>O</sub>	V <sub>OUT</sub> = +10V	1	+25°C	10	-	mA
			2, 3	+125°C, -55°C	10	-	mA
	-I <sub>O</sub>	V <sub>OUT</sub> = -10V	1	+25°C	-10	-	mA
			2, 3	+125°C, -55°C	-10	-	mA

CAUTION: These devices are sensitive to electronic discharge. Proper IC handling procedures should be followed.

# TABLE 1. DC ELECTRICAL PERFORMANCE CHARACTERISTICS (Continued)

Device Tested at:  $V_{+} = +15V$ ;  $V_{-} = -15V$ ;  $V_{IL} = 0.8V$  (Sample);  $V_{IH} = 2.0V$  (Hold);  $C_{H} =$  Internal = 100pF; Signal GND = Supply GND, Unless Otherwise Specified

			GROUP A		LIN	IITS	
PARAMETERS	SYMBOL	CONDITIONS			MIN	МАХ	
Output Voltage Swing	+V <sub>OP</sub>	$R_L = 1k\Omega$	1	+25°C	10	-	V
			2, 3	+125°C, -55°C	10	-	V
	-V <sub>OP</sub>	$R_L = 1k\Omega$	1	+25°C	-	-10	V
			2, 3	+125°C, -55°C	-	-10	V
Power Supply Current	+I <sub>CC</sub>	V <sub>OUT</sub> = 0V, I <sub>OUT</sub> = 0mA	1	+25°C	-	13	mA
			2, 3	+125°C, -55°C	-	13	mA
	-I <sub>CC</sub>	V <sub>OUT</sub> = 0V, I <sub>OUT</sub> = 0mA	1	+25°C	-13	-	mA
			2, 3	+125°C, -55°C	-13	-	mA
Power Supply Rejection Ratio	+PSRR	V+ = 14.5V, 15.5V	1	+25°C	80	-	dB
		V- = -15V, -15V	2, 3	+125°C, -55°C	80	-	dB dB
	-PSRR	V+ = +15V, +15V,	1	+25°C	65	-	dB
		V- = -14.5V, -15.5V	2, 3	+125°C, -55°C	65	-	dB
Digital Input Current	I <sub>INL</sub>	V <sub>IN</sub> = 0V	1	+25°C	-	4	μΑ
			2, 3	+125°C, -55°C	-	10	μΑ
	I <sub>INH</sub>	V <sub>IN</sub> = 5V	1	+25°C	-	0.1	μΑ
			2, 3	+125°C, -55°C	-	0.1	μΑ
Digital Input Voltage	V <sub>IL</sub>		1	+25°C	-	0.8	V
			2, 3	+125°C, -55°C	-	0.8	V
	V <sub>IH</sub>		1	+25°C	2.0	-	V
			2, 3	+125°C, -55°C	2.0	-	V
Output Voltage Droop Rate	V <sub>D</sub>	V <sub>OUT</sub> = 0V	2	+125°C	-	100	μV/μs

NOTE:

1. Internal power dissipation may limit output current below 20mA.

# TABLE 2. AC ELECTRICAL PERFORMANCE CHARACTERISTICS

Table 2 Intentionally Left Blank. See AC Specifications in Table 3.

					LIN	IITS	
PARAMETER	SYMBOL	CONDITIONS	NOTES	TEMPERATURE	MIN	MAX	UNITS
Hold Mode Feedthrough	V <sub>HMF</sub>	V <sub>IN</sub> = 10V <sub>P-P</sub> , 100kHz	1	+25°C	-	3	mV
Hold Step Error	V <sub>ERROR</sub>	$V_{IH} = 3.5V, V_{IL} = 0V,$ $T_{RISE} (V_{IL} to V_{IH}) = 10ns$	1	+25°C	-11	11	mV
Sample Mode Noise Voltage	E <sub>N(SAMPLE)</sub>	DC to 10MHz, $V_{S/H} = 0V$ , R <sub>LOAD</sub> = 2k $\Omega$	1	+25°C	-	200	μV <sub>RMS</sub>
Hold Mode Noise Voltage	E <sub>N(HOLD)</sub>	DC to 10MHz, $V_{S/H} = 5V$ , $R_{LOAD} = 2k\Omega$	1	+25°C	-	200	μV <sub>RMS</sub>
Input Capacitance	C <sub>IN</sub>	$V_{S/H} = 0V$	1	+25°C	-	5	pF
Input Resistance	R <sub>IN</sub>	$V_{S/H} = 0V$ , Delta $V_{IN} = 20V$	1	+25°C	1	-	MΩ
Slew Rate	+SR	$C_{L} = 50$ pF, $R_{L} = 2k\Omega$ , $V_{OUT} = -5V$ to +5V Step 10%, 90% pts	1	+25°C	30	-	V/µs
	-SR	$C_{L} = 50 pF, R_{L} = 2k\Omega,$ $V_{OUT} = +5V \text{ to } -5V \text{ Step}$ 10%, 90% pts	1	+25°C	30	-	V/µs
Rise and Fall Times	T <sub>R</sub>	$C_L = 50$ pF, $R_L = 2k\Omega$ , $V_{OUT} = 0$ V to +200mV Step 10%, 90% pts	1	+25°C	-	150	ns
	T <sub>F</sub>	$\begin{array}{l} C_L = 50 \text{pF}, \ R_L = 2 k \Omega, \\ V_{OUT} = 0 \text{V to -} 200 \text{mV Step} \\ 10\%, \ 90\% \ \text{pts} \end{array}$	1	+25°C	-	150	ns
Overshoot	+OS	$C_L = 50 pF, R_L = 2k\Omega,$ $V_{OUT} = 0V to +200 mV Step$	1	+25°C	-	25	%
	-OS	$C_L = 50 pF, R_L = 2k\Omega,$ $V_{OUT} = 0V to -200 mV Step$	1	+25°C	-	25	%
0.1% Acquisition Time	T <sub>ACQ</sub> 0.1%	$C_L = 50 pF, R_L = 2k\Omega,$ $V_{OUT} = 0V to 10V Step$	1	+25°C	-	1.2	μs

### TABLE 3. ELECTRICAL PERFORMANCE CHARACTERISTICS

# NOTE:

1. The parameters listed in this table are controlled via design or process parameters and are not directly tested. These parameters are characterized upon initial design release and upon design changes which would affect these characteristics.

# TABLE 4. ELECTRICAL TEST REQUIREMENTS

MIL-STD-883 TEST REQUIREMENTS	SUBGROUPS (SEE TABLE 1)
Interim Electrical Parameters (Pre Burn-In)	-
Final Electrical Test Parameters	1(Note 1), 2, 3
Group A Test Requirements	1, 2, 3
Groups C and D Endpoints	1

NOTE:

1. PDA applies to Subgroup 1 only. No other subgroups are included in PDA.

# **Die Characteristics**

# DIE DIMENSIONS:

92 x 152 x 19  $\pm$  1mils

# **METALLIZATION:**

Type: Al, 1% Cu Thickness:  $16k\dot{A} \pm 2k\dot{A}$ 

# **GLASSIVATION:**


Type: Nitride  $(Si_3N_4)$  over Silox  $(SiO_2, 5\%$  Phos) Silox Thickness: 12kÅ ± 2kÅ Nitride Thickness: 3.5kÅ ± 1.5kÅ

# WORST CASE CURRENT DENSITY: $1.742 \times 10^5 \text{ A/cm}^2$

**TRANSISTOR COUNT: 184** 

# SUBSTRATE POTENTIAL: V-

# Metallization Mask Layout




# Burn-In Circuits HA-5320/883 DIP BURN-IN/LIFE TEST CIRCUIT

### HA-5320/883 LCC BURN-IN/LIFE TEST CIRCUIT

+V


--• D₁



# NOTES:

- 1.  $R_1 = 100 k\Omega$ , 5%, (per socket).
- 2.  $C_1$ ,  $C_2 = 0.01 \mu F$  minimum per socket or  $0.1 \mu F$  minimum per row.
- 3.  $D_1$ ,  $D_2 = 1N4002$  or equivalent (per board).
- 4.  $+V = +15.5V \pm 0.5V$ ,  $-V = -15.5V \pm 0.5V$ .

# Packaging




### NOTES:

- 1. Index area: A notch or a pin one identification mark shall be located adjacent to pin one and shall be located within the shaded area shown. The manufacturer's identification shall not be used as a pin one identification mark.
- 2. The maximum limits of lead dimensions b and c or M shall be measured at the centroid of the finished lead surfaces, when solder dip or tin plate lead finish is applied.
- 3. Dimensions b1 and c1 apply to lead base metal only. Dimension M applies to lead plating and finish thickness.
- Corner leads (1, N, N/2, and N/2+1) may be configured with a partial lead paddle. For this configuration dimension b3 replaces dimension b1.
- 5. This dimension allows for off-center lid, meniscus, and glass overrun.
- 6. Dimension Q shall be measured from the seating plane to the base plane.
- 7. Measure dimension S1 at all four corners.
- 8. N is the maximum number of terminal positions.
- 9. Dimensioning and tolerancing per ANSI Y14.5M 1982.
- 10. Controlling Dimension: Inch.
- 11. Materials: Compliant to MIL-I-38535.

# **F14.3** MIL-STD-1835 GDIP1-T14 (D-1, CONFIGURATION A) 14 LEAD DUAL-IN-LINE FRIT-SEAL CERAMIC PACKAGE

	INC	HES	MILLIM			
SYMBOL	MIN	MAX	MIN	MAX	NOTES	
А	-	0.200	-	5.08	-	
b	0.014	0.026	0.36	0.66	2	
b1	0.014	0.023	0.36	0.58	3	
b2	0.045	0.065	1.14	1.65	-	
b3	0.023	0.045	0.58	1.14	4	
С	0.008	0.018	0.20	0.46	2	
c1	0.008	0.015	0.20	0.38	3	
D	-	0.785	-	19.94	5	
E	0.220	0.310	5.59	7.87	5	
е	0.100	BSC	2.54 BSC		-	
eA	0.300	BSC	7.62 BSC		-	
eA/2	0.150	0.150 BSC		BSC	-	
L	0.125	0.200	3.18	5.08	-	
Q	0.015	0.060	0.38	1.52	6	
S1	0.005	-	0.13	-	7	
S2	0.005	-	0.13	-	-	
α	90 <sup>0</sup>	105 <sup>0</sup>	90 <sup>0</sup>	105 <sup>0</sup>	-	
aaa	-	0.015	-	0.38	-	
bbb	-	0.030	-	0.76	-	
CCC	-	0.010	-	0.25	-	
М	-	0.0015	-	0.038	2	
Ν	1	4	1	4	8	



J20.A MIL-STD-1835 CQCC1-N20 (C-2)
20 PAD METAL SEAL LEADLESS CERAMIC CHIP CARRIER

	INC	HES	MILLIN			
SYMBOL	MIN	MAX	MIN	MAX	NOTES	
A	0.060	0.100	1.52	2.54	6, 7	
A1	0.050	0.088	1.27	2.23	7	
В	-	-	-	-	4	
B1	0.022	0.028	0.56	0.71	2, 4	
B2	0.072	REF	1.83	REF	-	
B3	0.006	0.022	0.15	0.56	-	
D	0.342	0.358	8.69	9.09	-	
D1	0.200	BSC	5.08	BSC	-	
D2	0.100	BSC	2.54	BSC	-	
D3	-	0.358	-	9.09	2	
E	0.342	0.358	8.69	9.09	-	
E1	0.200	BSC	5.08 BSC		-	
E2	0.100	BSC	2.54 BSC		-	
E3	-	0.358	-	9.09	2	
е	0.050	BSC	1.27	BSC	-	
e1	0.015	-	0.38	-	2	
h	0.040	0.040 REF		REF	5	
j	0.020 REF		= 0.51 F		5	
L	0.045	0.055	1.14	1.40	-	
L1	0.045	0.055	1.14	1.40	-	
L2	0.075	0.095	1.91	2.41	-	
L3	0.003	0.015	0.08	0.38	-	
ND	5	5	5		3	
NE	5	5	5		3	
N	2	0	2	:0	3	

# NOTES:

- 1. Metallized castellations shall be connected to plane 1 terminals and extend toward plane 2 across at least two layers of ceramic or completely across all of the ceramic layers to make electrical connection with the optional plane 2 terminals.
- 2. Unless otherwise specified, a minimum clearance of 0.015 inch (0.381mm) shall be maintained between all metallized features (e.g., lid, castellations, terminals, thermal pads, etc.)
- Symbol "N" is the maximum number of terminals. Symbols "ND" and "NE" are the number of terminals along the sides of length "D" and "E", respectively.
- 4. The required plane 1 terminals and optional plane 2 terminals shall be ellectrically connected.
- 5. The corner shape (square, notch, radius, etc.) may vary at the manufacturer's option, from that shown on the drawing.
- 6. Chip carriers shall be constructed of a minimum of two ceramic layers.
- 7. Maximum limits allows for 0.007 inch solder thickness on pads.
- 8. Materials: Compliant to MIL-I-38535.



# **DESIGN INFORMATION**

August 1999

# HA5320

# High Speed Precision Sample and Hold Amplifier

The information contained in this section has been developed through characterization by Intersil Semiconductor and is for use as application and design information only. No guarantee is implied.

# Applying the HA-5320

The HA-5320 has the uncommitted differential inputs of an op amp, allowing the Sample and Hold function to be combined with many conventional op amp circuits. See the Intersil Application Note 517 for a collection of circuit ideas.

# Layout

A printed circuit board with ground plane is recommended for best performance. Bypass capacitors (0.01 to  $0.1\mu$ F, ceramic) should be provided from each power supply terminal to the Supply Ground terminal on pin 13.

The ideal ground connections are pin 6 (SIG. Ground) directly to the system Signal Ground, and pin 13 (Supply Ground) directly to the system Supply Common.

# **Hold Capacitor**

The HA-5320 includes a 100pF MOS hold capacitor, sufficient for most high speed applications (the Electrical Specifications section is based on this internal capacitor). Additional capacitance may be added between pins 7 and 11. This external hold capacitance will reduce droop rate at the expense of acquisition time, and provide other trade-offs as shown in the Performance Curves.

If an external hold capacitor  $C_{EXT}$  is used, then a noise band- width capacitor of value  $0.1C_{EXT}$  should be connected from pin 8 to ground. Exact value and type are not critical.

The hold capacitor  $C_{EXT}$  should have high insulation resistance and low dielectric absorption, to minimize droop

errors. Polystyrene dielectric is a good choice for operating temperatures up to +85°C. Teflon® and glass dielectrics offer good performance to +125°C and above.

The hold capacitor terminal (pin 11) remains at virtual ground potential. Any PC connection to this terminal should be kept short and "guarded" by the ground plane, since nearby signal lines or power supply voltages will introduce errors due to drift current.


®Teflon is a registered Trademark of Dupont Corporation.

# Applications

Figure 1 shows the HA-5320 connected as a unity gain noninverting amplifier – its most widely used configuration. As an input device for a fast successive – approximation A/D converter, it offers very high throughput rate for a monolithic IC sample/hold amplifier. Also, the hold step error is adjustable to zero using the Offset Adjust potentiometer, to deliver a 12-bit accurate output from the converter.

The application may call for an external hold capacitor  $C_{EXT}$  as shown. As mentioned earlier,  $0.1C_{EXT}$  is then recommended at pin 8 to reduce output noise in the Hold mode.


The HA-5320 output circuit does not include short circuit protection, and consequently its output impedance remains low at high frequencies. Thus, the step changes in load current which occur during an A/D conversion are absorbed at the S/H output with minimum voltage error. A momentary short circuit to ground is permissible, but the output is not designed to tolerate a short of indefinite duration.



# **DESIGN INFORMATION (Continued)**

The information contained in this section has been developed through characterization by Intersil Semiconductor and is for use as application and design information only. No guarantee is implied.


# **Test Circuits**



# **DESIGN INFORMATION (Continued)**

The information contained in this section has been developed through characterization by Intersil Semiconductor and is for use as application and design information only. No guarantee is implied.

# **Performance Curves** V<sub>SUPPLY</sub> = ±15VDC



Spec Number 511096-883

# **DESIGN INFORMATION (Continued)**

The information contained in this section has been developed through characterization by Intersil Semiconductor and is for use as application and design information only. No guarantee is implied.

# Glossary of Terms

# **Acquisition Time**

The time required following a "sample" command, for the output to reach its final value within  $\pm 0.1\%$  or  $\pm 0.01\%$ . This is the minimum sample time required to obtain a given accuracy, and includes switch delay time, slewing time and settling time.

# **Charge Transfer**

The small charge transferred to the holding capacitor from the inter-electrode capacitance of the switch when the unit is switched to the HOLD mode. Charge transfer is directly proportional to sample-to-hold offset pedestal error, where:

Charge Transfer (pC) =  $C_H$  (pF) x Offset Error (V)

# **Aperture Time**

The time required for the sample-and-hold switch to open, independent of delays through the switch driver and input amplifier circuitry. The switch opening time is the interval between the conditions of 10% open and 90% open.

# Hold Step Error

Hold Step Error is the output error due to Charge Transfer (see above). It may be calculated from Charge Transfer, using the following relationship:

> HOLD STEP (V) = CHARGE TRANSFER (pC) HOLD CAPACITANCE (pF)

See Performance Curves.

# Effective Aperture Delay Time (EADT)

The difference between propagation time from the analog input to S/H switch, and digital delay time between the Hold command and opening of the switch.

EADT may be positive, negative or zero. If zero, the  $\overline{S}/H$  amplifier will output a voltage equal to  $V_{IN}$  at the instant the Hold command was received. For negative EADT, the output in Hold (exclusive of pedestal and droop errors) will correspond to a value of  $V_{IN}$  that occurred before the Hold command.

# Aperture Uncertainty

The range of variation in Effective Aperture Delay Time. Aperture Uncertainty (also called Aperture Delay Uncertainty, Aperture Time Jitter, etc.) sets a limit on the accuracy with which a waveform can be reconstructed from sample data.

# **Drift Current**

I

The net leakage current from the hold capacitor during the hold mode. Drift current can be calculated from the droop rate using the formula:

$$_{D}$$
 (pA) = C<sub>H</sub> (pF) x  $\Delta V$  (V/s)  
 $\Delta T$ 

PARAMETER	CONDITIONS	TEMPERATURE	TYP	UNITS
Input Voltage Range		Full	±10	V
Offset Voltage Drift		Full	5	μV/ºC
Gain Bandwidth Product ( $C_H = 100pF$ )	$Av = +1, V_0 = 200mV_{P-P}, R_L = 2K, C_L = 50pF$	+25°C	2	MHz
Gain Bandwidth Product ( $C_H = 1000 pF$ )	$Av = +1, V_0 = 200mV_{P-P}, R_L = 2K, C_L = 50pF$	+25°C	0.18	MHz
Full Power Bandwidth	$V_0 = 20V_{P-P}, R_L = 2K, C_L = 50pF$	+25°C	600	kHz
Output Resistance (Hold Mode)		+25°C	1.0	Ω
0.1% Acquisition Time	$V_0 = 10V$ Step, $R_L = 2K$ , $C_L = 50pF$	+25°C	0.8	μs
0.01% Acquisition Time	$V_0 = 10V$ Step, $R_L = 2K$ , $C_L = 50pF$	+25°C	1.0	μs
Effective Aperture Delay Time		+25°C	-25	ns
Aperture Uncertainty		+25°C	0.3	ns
0.01% Hold Mode Settling Time		+25°C	165	ns

### TYPICAL PERFORMANCE CHARACTERISTICS

### All Intersil semiconductor products are manufactured, assembled and tested under ISO9000 quality systems certification.

Intersil products are sold by description only. Intersil Corporation reserves the right to make changes in circuit design and/or specifications at any time without notice. Accordingly, the reader is cautioned to verify that data sheets are current before placing orders. Information furnished by Intersil is believed to be accurate and reliable. However, no responsibility is assumed by Intersil or its subsidiaries for its use; nor for any infringements of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of Intersil or its subsidiaries.

For information regarding Intersil Corporation and its products, see web site http://www.intersil.com