# N-Channel JFET Monolithic Dual



## SST440 / SST441

#### **FEATURES**

Low Noise

Surface Mount Package

#### **APPLICATIONS**

- Differential Wideband Amplifiers
- VHF/UHF Amplifiers
- Test and Measurement


#### **DESCRIPTION**

Calogic's SST440 Series is a high speed N-Channel Monolithic Dual JFET in a surface mount SO-8 package. This device is well suited for use as wideband differential amplifiers in test and measurement applications. The combination of high gain, low leakage and low noise make it an excellent performer.

#### **ORDERING INFORMATION**

Part	Package	Temperature Range			
SST440-1	Plastic SO-8	-55°C to +150°C			
NOTE E. C		0 11440 0			

NOTE: For Sorted Chips in Carriers, See U440 Series





### **ABSOLUTE MAXIMUM RATINGS** (T<sub>A</sub> = 25°C unless otherwise noted)

Parameter/Test Co	ondition	Symbol	Limit	Unit	
Gate-Drain Voltage		$V_{\sf GD}$	-25	V	
Gate-Source Voltage		V <sub>G</sub> s	-25	V	
Forward Gate Current		lg	50	mA	
Power Dissipation	(per side)	$P_{D}$	300	mW	
·	(total)		500	mW	
Power Derating	(per side)		2.4	mW/ °C	
· ·	(total)		4	mW/ °C	
Operating Junction Temperature		TJ	-55 to 150	°C	
Storage Temperature		$T_{stg}$	-55 to 150	°C	
Lead Temperature (1/16" from case for 10 seconds)		$T_L^{}$	300	°C	

### **ELECTRICAL CHARACTERISTICS** ( $T_A = 25^{\circ}C$ unless otherwise noted)

SYMBOL	OUAD A OTEDIOTOS	TYP <sup>1</sup>	SST440		SST441			TEGT GOVERNMENT	
	CHARACTERISTCS		MIN	MAX	MIN	MAX	UNIT	TEST CONDITIONS	
STATIC									
V <sub>(BR)GSS</sub>	Gate-Source Breakdown Voltage	-35	-25		-25		V	$I_G = -1\mu A, V_{DS} = 0V$	
V <sub>GS(OFF</sub> )	Gate-Source Cut off Voltage	-3.5	-1	-6	-1	-6	v	V <sub>DS</sub> = 10V, I <sub>D</sub> = 1nA	
I <sub>DSS</sub>	Saturation Drain Current <sup>2</sup>	15	6	30	6	30	mA	V <sub>DS</sub> = 10V, V <sub>GS</sub> = 0V	
	Gate Reverse Current	-1		-500		-500	pA	V <sub>GS</sub> = -15V, V <sub>DS</sub> = 0V	
IGSS		-0.2					nA	T <sub>A</sub> = 125°C	
	Gate Operating Current	-1		-500		-500	pA	V <sub>DG</sub> = 10V, I <sub>D</sub> = 5mA	
lg		-0.2					nA	T <sub>A</sub> = 125°C	
V <sub>GS(F)</sub>	Gate-Source Forward Voltage	0.7					V	$I_G = 1 \text{mA}, V_{DS} = 0 \text{V}$	
DYNAMIC									
<b>g</b> fs	Common-Source Forward Transconductance	6	4.5	9	4.5	9	mS	V <sub>DG</sub> = 10V, I <sub>D</sub> = 5mA	
gos	Common-Source Output Conductance	20		200		200	μS	f = 1kHz	
<b>g</b> fs	Common-Source Forward Transconductance	5.5					mS	V <sub>DG</sub> = 10V, I <sub>D</sub> = 5mA	
gos	Common-Source Output Conductance	30					μS	f = 100MHz	
C <sub>iss</sub>	Common-Source Input Capacitance	3.5					n.E	V <sub>DG</sub> = 10V, I <sub>D</sub> = 5mA	
C <sub>rss</sub>	Common-Source Reverse Transfer Capacitance	1					pF	f = 1MHz	
e <sub>n</sub>	Equivalent Input Noise Voltage	4					nV/√Hz	V <sub>DG</sub> = 10V, I <sub>D</sub> = 5mA f = 10kHz	
MATCHING									
V <sub>GS1</sub> -V <sub>GS2</sub>	Differential Gate-Source Voltage	7		10		20	mV	$V_{DG} = 10V$ , $I_D = 5mA$	
Δ   V <sub>GS1</sub> -V <sub>GS2</sub>   ΔΤ	Gate-Source Voltage Differential Change with Temperature	10					μV/ °C	$T = -55 \text{ to } 25^{\circ}\text{C}$ $V_{DG} = 10\text{V}$ ,	
		10						$T = 25 \text{ to } 125^{\circ}\text{C}$ $I_D = 5\text{mA}$	
ldss1 ldss2	Saturation Drain Current Ratio	0.98						V <sub>DS</sub> = 10V, V <sub>GS</sub> = 0V	
Gfs1 Gfs2	Transconductance Ratio	0.98						V <sub>DG</sub> = 10V, I <sub>D</sub> = 5mA f= 1 kHz	
CMRR	Common Mode Rejection Ratio	90					dB	$V_{DD} = 5 \text{ to } 10V, I_D = 5\text{mA}$	

NOTES: 1. For design aid only, not subject to production testing. 2. Pulse test; PW = 300µs, duty cycle ≤ 3%.