# 1W Differential Input/Output Audio Power Amplifier with Selectable Standby 

## - Differential inputs

- Near zero pop \& click
- 100dB PSRR @ 217Hz with grounded inputs

■ Operating from $\mathrm{V}_{\mathrm{cc}}=2.5 \mathrm{~V}$ to 5.5 V

- 1W RAIL to RAIL output power @ Vcc=5V, THD $=1 \%, F=1 \mathrm{kHz}$, with $8 \Omega$ load
■ 90dB CMRR @ 217Hz
- Ultra-low consumption in standby mode (10nA)
- Selectable standby mode (active low or active high
■ Ultra fast startup time: 15ms typ.
- Available in flip-chip $300 \mathrm{um} / 9$ bumps, DFN10 3x3, 0.5mm pitch \& miniso-8
- All lead-free packages


## Description

The TS4994 is an audio power amplifier capable of delivering 1W of continuous RMS output power into an $8 \Omega$ load @ 5 V . Thanks to its differential inputs, it exhibits outstanding noise immunity.

An external standby mode control reduces the supply current to less than 10 nA . A STBY MODE pin allows the standby pin to be active HIGH or LOW (except in the MiniSO8 version). An internal thermal shutdown protection is also provided, making the device capable of sustaining shortcircuits.

The device is equipped with Common Mode Feedback circuitry allowing outputs to be always biased at $\mathrm{Vcc} / 2$ regardless of the input common mode voltage.
The TS4994 has been designed for high quality audio applications such as mobile phones and requires few external components.

## Applications

- Mobile phones (cellular / cordless)
- Laptop / notebook computers
- PDAs
- Portable audio devices

PIN CONNECTIONS (top view)


ORDER CODES

| Part Number | Temperature Range | Package | Packaging | Marking |
| :---: | :---: | :---: | :---: | :---: |
| TS4994EIJT | $-40,+85^{\circ} \mathrm{C}$ | Lead free Flip-Chip9 | Tape \& Reel | A94 |
| TS4994IQT |  | DFN10 |  | K994 |
| TS4994IST |  | miniSO-8 |  | K994 |

## 1 Application Component Information

| Components | Functional Description |
| :---: | :--- |
| $C_{S}$ | Supply Bypass capacitor which provides power supply filtering. |
| $\mathrm{C}_{B}$ | Bypass capacitor which provides half supply filtering. |
| $R_{\text {FEED }}$ | Feedback resistor which sets the closed loop gain in conjunction with $R_{I N}$ <br> $A_{V}=$ Closed Loop Gain $=R_{\text {FEED }} / R_{I N}$. |
| $R_{I N}$ | Inverting input resistor which sets the closed loop gain in conjunction with $R_{\text {FEED }}$. |
| $C_{I N}$ | Optional input capacitor making a high pass filter together with $R_{I N} \cdot\left(f c l=1 /\left(2 \times P i \times R_{I N} \times C_{I N}\right)\right.$ |

Figure 1: Typical Application Flip-Chip Version


Figure 2: Typical Application DFN10 Version


Figure 3: Typical Application Mini-SO8 Version


## 2 Absolute Maximum Ratings

Table 1: Key parameters and their absolute maximum ratings

| Symbol | Parameter | Value | Unit |
| :---: | :--- | :---: | :---: |
| VCC | Supply voltage $^{1}$ | 6 | V |
| $\mathrm{~V}_{\mathrm{i}}$ | Input Voltage $^{2}$ | $\mathrm{G}_{\text {ND }}$ to $\mathrm{V}_{\mathrm{CC}}$ | V |
| $\mathrm{T}_{\text {oper }}$ | Operating Free Air Temperature Range | -40 to +85 | ${ }^{\circ} \mathrm{C}$ |
| $\mathrm{T}_{\text {stg }}$ | Storage Temperature | -65 to +150 | ${ }^{\circ} \mathrm{C}$ |
| $\mathrm{T}_{\mathrm{j}}$ | Maximum Junction Temperature | 150 | ${ }^{\circ} \mathrm{C}$ |
| $\mathrm{R}_{\text {thja }}$ | Thermal Resistance Junction to Ambient ${ }^{3}$ <br>  <br>  <br> DFN10 <br> Flip-Chip <br> Mini-SO8 | 120 | $\mathrm{C} / \mathrm{W}$ |
|  | Power Dissipation | 250 |  |
| ESD | Human Body Model | internally limited | W |
| ESD | Machine Model | 2 | kV |
|  | Latch-up Immunity | 200 | V |
|  | Lead Temperature (soldering, 10sec) | 200 | mA |

1) All voltages values are measured with respect to the ground pin.
2) The magnitude of input signal must never exceed $\mathrm{V}_{\mathrm{CC}}+0.3 \mathrm{~V} / \mathrm{G}_{\mathrm{ND}}-0.3 \mathrm{~V}$
3) The device is protected by a thermal shutdown active at $150^{\circ} \mathrm{C}$

Table 2: Operating conditions

| Symbol | Parameter | Value | Unit |
| :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\mathrm{CC}}$ | Supply Voltage | 2.5 to 5.5 | V |
| $\mathrm{V}_{\text {SM }}$ | Standby Mode Voltage Input: Standby Active LOW Standby Active HIGH | $\begin{aligned} & \mathrm{V}_{\mathrm{SM}}=\mathrm{GND} \\ & \mathrm{~V}_{\mathrm{SM}}=\mathrm{V}_{\mathrm{CC}} \end{aligned}$ | V |
| $V_{\text {STB }}$ | Standby Voltage Input: <br> Device ON ( $\mathrm{V}_{\mathrm{SM}}=\mathrm{GND}$ ) or Device OFF ( $\mathrm{V}_{\mathrm{SM}}=\mathrm{V}_{\mathrm{CC}}$ ) <br> Device OFF ( $\mathrm{V}_{\mathrm{SM}}=\mathrm{GND}$ ) or Device $\mathrm{ON}\left(\mathrm{V}_{\mathrm{SM}}=\mathrm{V}_{\mathrm{CC}}\right)$ | $\begin{aligned} & 1.5 \leq \mathrm{V}_{\mathrm{STB}} \leq \mathrm{V}_{\mathrm{CC}} \\ & \mathrm{G}_{\mathrm{ND}} \leq \mathrm{V}_{\mathrm{STB}} \leq 0.4{ }^{1} \end{aligned}$ | V |
| $\mathrm{T}_{\text {SD }}$ | Thermal Shutdown Temperature | 150 | ${ }^{\circ} \mathrm{C}$ |
| $\mathrm{R}_{\mathrm{L}}$ | Load Resistor | $\geq 8$ | $\Omega$ |
| $\mathrm{R}_{\text {THJA }}$ | Thermal Resistance Junction to Ambient DFN10 ${ }^{2}$ <br> Flip-Chip <br> Mini-SO8 | $\begin{gathered} 80 \\ 100 \\ 190 \end{gathered}$ | ${ }^{\circ} \mathrm{C} / \mathrm{W}$ |

1) The minimum current consumption ( $I_{S T A N D B Y}$ ) is guaranteed when $V_{S T B}=G N D$ or $V_{C C}$ (i.e. supply rails) for the whole temperature
2) When mounted on a 4-layer PCB.

## 3 Electrical Characteristics

Table 3: Electrical characteristics $-\mathrm{V}_{\mathrm{CC}}=+5 \mathrm{~V}, \mathrm{GND}=0 \mathrm{~V}, \mathrm{~T}_{\mathrm{amb}}=25^{\circ} \mathrm{C}$ (unless otherwise specified)

| Symbol | Parameter | Min. | Typ. | Max. | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{I}_{\mathrm{CO}}$ | Supply Current No input signal, no load |  | 4 | 7 | mA |
| $\mathrm{I}_{\text {standby }}$ | Standby Current <br> No input signal, $\mathrm{Vstdby}=\mathrm{V}_{\mathrm{SM}}=\mathrm{G}_{\mathrm{ND}}, \mathrm{RL}=8 \Omega$ <br> No input signal, Vstdby $=\mathrm{V}_{\mathrm{SM}}=\mathrm{V}_{\mathrm{CC}}, \mathrm{RL}=8 \Omega$ |  | 10 | 1000 | nA |
| Voo | Differential Output Offset Voltage No input signal, RL $=8 \Omega$ |  | 0.1 | 10 | mV |
| $V_{\text {ICM }}$ | Input Common Mode Voltage CMRR $\leq-60 \mathrm{~dB}$ | 0.6 |  | $\mathrm{V}_{\text {cC }} 0.9$ | V |
| Po | $\begin{aligned} & \text { Output Power } \\ & \mathrm{THD}=1 \% \mathrm{Max}, F=1 \mathrm{kHz}, \mathrm{RL}=8 \Omega \end{aligned}$ | 0.8 | 1 |  | W |
| THD + N | Total Harmonic Distortion + Noise <br> $\mathrm{Po}=850 \mathrm{~mW} \mathrm{rms}, \mathrm{Av}=1,20 \mathrm{~Hz} \leq \mathrm{F} \leq 20 \mathrm{kHz}, \mathrm{RL}=8 \Omega$ |  | 0.5 |  | \% |
| $\mathrm{PSRR}_{\text {IG }}$ | Power Supply Rejection Ratio with Inputs Grounded ${ }^{1}$ $\mathrm{F}=217 \mathrm{~Hz}, \mathrm{R}=8 \Omega, \mathrm{Av}=1, \mathrm{C}_{\text {in }}=4.7 \mu \mathrm{~F}, \mathrm{C}_{\mathrm{b}}=1 \mu \mathrm{~F}$ Vripple $=200 \mathrm{mV}$ PP |  | 100 |  | dB |
| CMRR | Common Mode Rejection Ratio $\begin{aligned} & \mathrm{F}=217 \mathrm{~Hz}, \mathrm{RL}=8 \Omega, \mathrm{Av}=1, \mathrm{C}_{\text {in }}=4.7 \mu \mathrm{~F}, \mathrm{C}_{\mathrm{b}}=1 \mu \mathrm{~F} \\ & \mathrm{Vic}=200 \mathrm{~m} V_{\mathrm{PP}} \end{aligned}$ |  | 90 |  | dB |
| SNR | Signal-to-Noise Ratio (A Weighted Filter, $\mathrm{A}_{\mathrm{v}}=2.5$ ) ( $\mathrm{R}_{\mathrm{L}}=8 \Omega$, THD $+\mathrm{N}<0.7 \%, 20 \mathrm{~Hz} \leq \mathrm{F} \leq 20 \mathrm{kHz}$ ) |  | 100 |  | dB |
| GBP | Gain Bandwidth Product $\mathrm{R}_{\mathrm{L}}=8 \Omega$ |  | 2 |  | MHz |
| $\mathrm{V}_{\mathrm{N}}$ | Ouput Voltage Noise, $20 \mathrm{~Hz} \leq \mathrm{F} \leq 20 \mathrm{kHz}, \mathrm{R}_{\mathrm{L}}=8 \Omega$ <br> Unweighted, $\mathrm{Av}=1$ <br> A weighted, $A v=1$ <br> Unweighted, Av=2.5 <br> A weighted, $A v=2.5$ <br> Unweighted, $A v=7.5$ <br> A weighted, $A v=7.5$ <br> Unweighted, Standby <br> A weighted, Standby |  | $\begin{gathered} 6 \\ 5.5 \\ 12 \\ 10.5 \\ 33 \\ 28 \\ 1.5 \\ 1 \end{gathered}$ |  | $\mu \mathrm{V}_{\text {RMS }}$ |
| Twu | Wake-Up Time ${ }^{2}$ $C_{b}=1 \mu F$ |  | 15 |  | ms |

1) Dynamic measurements $-20^{*} \log (r m s(V o u t) / r m s(V r i p p l e))$. Vripple is the super-imposed sinus signal relative to Vcc.
2) Time from standby transition to have fully operational amplifier.

Table 4: Electrical Characteristics: $\mathrm{V}_{\mathrm{CC}}=+3.3 \mathrm{~V}$ (all electrical values are guaranteed with correlation measurements at 2.6 V and 5 V ) $\mathrm{GND}=0 \mathrm{~V}, \mathrm{~T}_{\mathrm{amb}}=25^{\circ} \mathrm{C}$ (unless otherwise specified)

| Symbol | Parameter | Min. | Typ. | Max. | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{I}_{\mathrm{CC}}$ | Supply Current No input signal, no load |  | 3 | 7 | mA |
| $I_{\text {StandBy }}$ | Standby Current <br> No input signal, Vstdby $=V_{S M}=G_{N D}, R L=8 \Omega$ <br> No input signal, Vstdby $=\mathrm{V}_{\mathrm{SM}}=\mathrm{V}_{\mathrm{CC}}, \mathrm{RL}=8 \Omega$ |  | 10 | 1000 | nA |
| Voo | Differential Output Offset Voltage No input signal, $\mathrm{RL}=8 \Omega$ |  | 0.1 | 10 | mV |
| VICM | Input Common Mode Voltage CMRR $\leq-60 \mathrm{~dB}$ | 0.6 |  | $\mathrm{V}_{C C}-0.9$ | V |
| Po | Output Power $\mathrm{THD}=1 \% \mathrm{Max}, \mathrm{~F}=1 \mathrm{kHz}, \mathrm{RL}=8 \Omega$ | 300 | 380 |  | mW |
| THD + N | Total Harmonic Distortion + Noise <br> $\mathrm{Po}=300 \mathrm{~mW}$ rms, $\mathrm{Av}=1,20 \mathrm{~Hz} \leq \mathrm{F} \leq 20 \mathrm{kHz}, \mathrm{RL}=8 \Omega$ |  | 0.5 |  | \% |
| $\mathrm{PSRR}_{\mathrm{IG}}$ | Power Supply Rejection Ratio with Inputs Grounded ${ }^{1}$ $\begin{aligned} & \mathrm{F}=217 \mathrm{~Hz}, \mathrm{R}=8 \Omega, \mathrm{Av}=1, \mathrm{C}_{\text {in }}=4.7 \mu \mathrm{~F}, \mathrm{C}_{\mathrm{b}}=1 \mu \mathrm{~F} \\ & \text { Vripple }=200 \mathrm{mV}_{\mathrm{PP}} \end{aligned}$ |  | 100 |  | dB |
| CMRR | Common Mode Rejection Ratio $\begin{aligned} & \mathrm{F}=217 \mathrm{~Hz}, \mathrm{RL}=8 \Omega, \mathrm{Av}=1, \mathrm{C}_{\text {in }}=4.7 \mu \mathrm{~F}, \mathrm{C}_{\mathrm{b}}=1 \mu \mathrm{~F} \\ & \mathrm{Vic}=200 \mathrm{mV} V_{\mathrm{PP}} \end{aligned}$ |  | 90 |  | dB |
| SNR | Signal-to-Noise Ratio (A Weighted Filter, $A_{v}=2.5$ ) ( $\mathrm{R}_{\mathrm{L}}=8 \Omega, \mathrm{THD}+\mathrm{N}<0.7 \%, 20 \mathrm{~Hz} \leq \mathrm{F} \leq 20 \mathrm{kHz}$ ) |  | 100 |  | dB |
| GBP | Gain Bandwidth Product $\mathrm{R}_{\mathrm{L}}=8 \Omega$ |  | 2 |  | MHz |
| $\mathrm{V}_{\mathrm{N}}$ | Output Voltage Noise, $20 \mathrm{~Hz} \leq \mathrm{F} \leq 20 \mathrm{kHz}, \mathrm{R}_{\mathrm{L}}=8 \Omega$ <br> Unweighted, $\mathrm{Av}=1$ <br> A weighted, $A v=1$ <br> Unweighted, $A v=2.5$ <br> A weighted, $\mathrm{Av}=2.5$ <br> Unweighted, $\mathrm{Av}=7.5$ <br> A weighted, $\mathrm{Av}=7.5$ <br> Unweighted, Standby <br> A weighted, Standby |  | $\begin{gathered} 6 \\ 5.5 \\ 12 \\ 10.5 \\ 33 \\ 28 \\ 1.5 \\ 1 \end{gathered}$ |  | $\mu \mathrm{V}_{\mathrm{RMS}}$ |
| Twu | Wake-Up Time ${ }^{2}$ $C_{b}=1 \mu \mathrm{~F}$ |  | 15 |  | ms |

1) Dynamic measurements - $20^{*} \log (\mathrm{rms}($ Vout $) / \mathrm{rms}($ Vripple $))$. Vripple is the super-imposed sinus signal relative to Vcc.
2) Time from standby transition to have fully operational amplifier.

Table 5: Electrical Characteristics $-\mathrm{V}_{\mathrm{CC}}=+2.6 \mathrm{~V}, \mathrm{GND}=0 \mathrm{~V}, \mathrm{~T}_{\mathrm{amb}}=25^{\circ} \mathrm{C}$ (unless otherwise specified)

| Symbol | Parameter | Min. | Typ. | Max. | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{I}_{\mathrm{cc}}$ | Supply Current No input signal, no load |  | 3 | 7 | mA |
| $\mathrm{I}_{\text {STANDBY }}$ | Standby Current <br> No input signal, $\mathrm{Vstdby}=\mathrm{V}_{\mathrm{SM}}=\mathrm{G}_{\mathrm{ND}}, \mathrm{RL}=8 \Omega$ <br> No input signal, Vstdby $=\mathrm{V}_{\mathrm{SM}}=\mathrm{V}_{\mathrm{CC}}, \mathrm{RL}=8 \Omega$ |  | 10 | 1000 | nA |
| Voo | Differential Output Offset Voltage No input signal, RL $=8 \Omega$ |  | 0.1 | 10 | mV |
| $V_{\text {ICM }}$ | Input Common Mode Voltage CMRR $\leq-60 \mathrm{~dB}$ | 0.6 |  | $\begin{gathered} \hline \mathrm{V}_{\mathrm{CC}}- \\ 0.9 \end{gathered}$ | V |
| Po | Output Power $\text { THD }=1 \% \text { Max, } F=1 \mathrm{kHz}, R L=8 \Omega$ | 200 | 250 |  | mW |
| THD + N | Total Harmonic Distortion + Noise <br> $\mathrm{Po}=225 \mathrm{~mW} \mathrm{rms}, \mathrm{Av}=1,20 \mathrm{~Hz} \leq \mathrm{F} \leq 20 \mathrm{kHz}, \mathrm{RL}=8 \Omega$ |  | 0.5 |  | \% |
| $\mathrm{PSRR}_{\text {IG }}$ | Power Supply Rejection Ratio with Inputs Grounded ${ }^{1}$ $\mathrm{F}=217 \mathrm{~Hz}, \mathrm{R}=8 \Omega, \mathrm{Av}=1, \mathrm{C}_{\text {in }}=4.7 \mu \mathrm{~F}, \mathrm{C}_{\mathrm{b}}=1 \mu \mathrm{~F}$ Vripple $=200 \mathrm{mV}$ PP |  | 100 |  | dB |
| CMRR | $\begin{aligned} & \text { Common Mode Rejection Ratio } \\ & \mathrm{F}=217 \mathrm{~Hz}, \mathrm{RL}=8 \Omega, \mathrm{Av}=1, \mathrm{C}_{\text {in }}=4.7 \mu \mathrm{~F}, \mathrm{C}_{\mathrm{b}}=1 \mu \mathrm{~F} \\ & \mathrm{Vic}=200 \mathrm{mV} V_{\mathrm{PP}} \end{aligned}$ |  | 90 |  | dB |
| SNR | Signal-to-Noise Ratio (A Weighted Filter, $A_{v}=2.5$ ) ( $R_{L}=8 \Omega, T H D+N<0.7 \%, 20 H z \leq F \leq 20 \mathrm{kHz}$ ) |  | 100 |  | dB |
| GBP | Gain Bandwidth Product $\mathrm{R}_{\mathrm{L}}=8 \Omega$ |  | 2 |  | MHz |
| $\mathrm{V}_{\mathrm{N}}$ | ```Output Voltage Noise, \(20 \mathrm{~Hz} \leq \mathrm{F} \leq 20 \mathrm{kHz}, \mathrm{R}_{\mathrm{L}}=8 \Omega\) Unweighted, \(\mathrm{Av}=1\) A weighted, \(A v=1\) Unweighted, \(\mathrm{Av}=2.5\) A weighted, \(\mathrm{Av}=2.5\) Unweighted, Av \(=7.5\) A weighted, \(\mathrm{Av}=7.5\) Unweighted, Standby A weighted, Standby``` |  | $\begin{gathered} 6 \\ 5.5 \\ 12 \\ 10.5 \\ 33 \\ 28 \\ 1.5 \\ 1 \end{gathered}$ |  | $\mu \mathrm{V}_{\text {RMS }}$ |
| $\mathrm{T}_{\text {wu }}$ | Wake-Up Time ${ }^{2}$ $\mathrm{C}_{\mathrm{b}}=1 \mu \mathrm{~F}$ |  | 15 |  | ms |

1) Dynamic measurements $-20^{*} \log (\mathrm{rms}($ Vout $) / \mathrm{rms}$ (Vripple)). Vripple is the super-imposed sinus signal relative to Vcc.
2) Time from standby transition to have fully operational amplifier.

Figure 4: Current consumption vs. power supply voltage


Figure 5: Current consumption vs. standby voltage


Figure 6: Current consumption vs. standby voltage


Figure 7: Current consumption vs. standby voltage


Figure 8: Differential DC output voltage vs. common mode input voltage


Figure 9: Power dissipation vs. output power


Figure 10: Power dissipation vs. output power


Figure 11: Power dissipation vs. output power


Figure 12: Output power vs. power supply voltage


Figure 13: Output power vs. power supply voltage


Figure 14: Output power vs. load resistance


Figure 15: Power derating curves


Figure 16: Power derating curves


Figure 17: Power derating curves


Figure 18: Open loop gain vs. frequency


Figure 19: Open loop gain vs. frequency


Figure 20: Open Loop gain vs. frequency


Figure 21: Close loop gain vs. frequency


Figure 22: Close loop gain vs. frequency


Figure 23: Close loop gain vs. frequency


Figure 24: PSRR vs. frequency


Figure 25: PSRR vs. frequency


Figure 26: PSRR vs. frequency


Figure 27: PSRR vs. frequency


Figure 28: PSRR vs. frequency


Figure 29: PSRR vs. frequency


Figure 30: PSRR vs. frequency


Figure 31: PSRR vs. frequency


Figure 32: PSRR vs. frequency


Figure 33: PSRR vs. common mode input voltage


Figure 34: PSRR vs. common mode input voltage


Figure 35: PSRR vs. common mode input voltage


Figure 36: CMRR vs. frequency


Figure 37: PSRR vs. frequency


Figure 38: CMRR vs. frequency


Figure 39: CMRR vs. frequency


Figure 40: CMRR vs. frequency


Figure 41: CMRR vs. frequency


Figure 42: CMRR vs. common mode input voltage


Figure 43: CMRR vs. common mode input voltage


Figure 44: THD+N vs. output power


Figure 45: THD+N vs. output power


Figure 46: THD+N vs. output power


Figure 47: THD+N vs. output power


Figure 48: THD+N vs. output power


Figure 49: THD+N vs. output power


Figure 50: THD+N vs. output power


Figure 51: THD+N vs. output power


Figure 52: THD+N vs. output power


Figure 53: THD+N vs. output power


Figure 54: THD+N vs. output power


Figure 55: THD+N vs. output power


Figure 56: THD+N vs. output power


Figure 57: THD+N vs. output power


Figure 58: THD+N vs. output power


Figure 59: THD+N vs. output power


Figure 60: THD+N vs. output power


Figure 61: THD+N vs. output power


Figure 62: THD+N vs. output power


Figure 63: THD+N vs. frequency


Figure 64: THD+N vs. frequency


Figure 65: THD+N vs. frequency


Figure 66: THD+N vs. frequency


Figure 67: THD+N vs. frequency


Figure 68: THD+N vs. frequency


Figure 69: SNR vs. power supply voltage with unweighted filter


Figure 70: SNR vs. power supply voltage with a weighted filter


Figure 71: Startup time vs. bypass capacitor


## 4 Application Information

### 4.1 Differential Configuration Principle

The TS4994 is a monolithic full-differential input/ output power amplifier. The TS4994 also includes a common mode feedback loop that controls the output bias value to average it at Vcc/2 for any DC common mode input voltage. This allows the device to always have a maximum output voltage swing, and by consequence, maximize the output power. Moreover, as the load is connected differentially compared to a single-ended topology, the output is four times higher for the same power supply voltage.

The advantages of a full-differential amplifier are:

- Very high PSRR (Power Supply Rejection Ratio).
- High common mode noise rejection.
- Virtually zero pop without additional circuitry, giving an faster start-up time compared to


### 4.2 Gain in typical application schematic

Typical differential applications are shown on the figures on page 2.

In the flat region of the frequency-response curve (no $\mathrm{C}_{\text {in }}$ effect), the differential gain is expressed by the relation:

$$
\mathrm{Av}_{\text {diff }}=\frac{\mathrm{V}_{\mathrm{O}_{+}}-\mathrm{V}_{\mathrm{O}-}}{\text { Diff. }_{\text {Input }}+- \text { Diff. }_{\text {Input }}}=\frac{\mathrm{R}_{\text {feed }}}{R_{\text {in }}}
$$

conventional single-ended input amplifiers.

- Easier interfacing with differential output audio DAC.
- No input coupling capacitors required thanks to common mode feedback loop.
- In theory, the filtering of the internal bias by an external bypass capacitor is not necessary. But, to reach maximal performances in all tolerance situations, it's better to keep this option.


## The main disadvantage is:

- As the differential function is directly linked to external resistors mismatching, in order to reach maximal performances of the amplifier paying particular attention to this mismatching is mandatory.
( $A v_{\text {diff }}$ will be called $A v$ to simplify)
With $R_{\text {in }}=R_{\text {in } 1}=R_{\text {in } 2}$ and $R_{\text {feed }}=R_{\text {feed } 1}=R_{\text {feed } 2}$
with

$$
\begin{equation*}
V_{\text {IC }}=\frac{\text { Diff. }_{\text {Input }+}+\text { Diff. }_{\text {Input }-}}{2} \tag{V}
\end{equation*}
$$

and the result of the calculation must be in the range:

$$
0.6 \mathrm{~V} \leq \mathrm{V}_{\mathrm{ICM}} \leq \mathrm{Vcc}-0.9 \mathrm{~V}
$$

If the result of VICM calculation is not in the previous range, an input coupling capacitor must be used.

Example: With $\mathrm{Vcc}=2.5 \mathrm{~V}, \mathrm{R}_{\text {in }}=\mathrm{R}_{\text {feed }}=20 \mathrm{k}$ and $\mathrm{V}_{\text {IC }}=2 \mathrm{~V}$, we found $\mathrm{V}_{\text {ICM }}=1.63 \mathrm{~V}$. This is higher than $2.5 \mathrm{~V}-0.9 \mathrm{~V}=1.6 \mathrm{~V}$, so input coupling capacitors are required or you will have to change the $\mathrm{V}_{\text {IC }}$ value.

### 4.4 Low and high frequency response

In the low frequency region, $\mathrm{C}_{\text {in }}$ starts to have an effect. $\mathrm{C}_{\text {in }}$ forms, with $\mathrm{R}_{\text {in }}$, a high-pass filter with a -3 dB cut-off frequency. $\mathrm{F}_{\mathrm{CL}}$ is in Hz .

$$
\begin{equation*}
\mathrm{F}_{\mathrm{CL}}=\frac{1}{2 \times \pi \times \mathrm{R}_{\text {in }} \times \mathrm{C}_{\text {in }}} \tag{Hz}
\end{equation*}
$$

In the high-frequency region, you can limit the bandwidth by adding a capacitor ( $\mathrm{C}_{\text {feed }}$ ) in parallel with $R_{\text {feed }}$. It forms a low-pass filter with a $-3 d B$ cut-off frequency. $\mathrm{F}_{\mathrm{CH}}$ is in Hz .

$$
\begin{equation*}
\mathrm{F}_{\mathrm{CH}}=\frac{1}{2 \times \pi \times \mathrm{R}_{\text {feed }} \times \mathrm{C}_{\text {feed }}} \tag{Hz}
\end{equation*}
$$

While these bandwidth limitations are in theory attractive, in practice, because of low performance in terms of capacitor precision (and by consequence in terms of mismatching), they deteriorate the values of PSRR and CMRR.

We will discuss the influence of mismatching on PSRR and CMRR performance in more detail in the following paragraphs.

Example: A typical application with input coupling and feedback capacitor with $\mathrm{F}_{\mathrm{CL}}=50 \mathrm{~Hz}$ and $\mathrm{F}_{\mathrm{CH}}=8 \mathrm{kHz}$. We assume that the mismatching

### 4.5 Calculating the influence of mismatching

## On PSRR performance:

For this calculation, we consider that $\mathrm{C}_{\text {in }}$ and $\mathrm{C}_{\text {feed }}$ have no influence.

We use the same kind of resistor (same tolerance) and $\Delta \mathrm{R}$ is the tolerance value in \%.

The following equation is valid for frequencies ranging from DC to about 1 kHz . Above this frequency, parasitic effects start to be significant and a literal equation is not possible to write.

The PSRR equation is ( $\Delta R$ in \%):

$$
\begin{equation*}
P S R R \leq 20 \times \log \left[\frac{\Delta R \times 100}{\left(10000-\Delta R^{2}\right)}\right] \tag{dB}
\end{equation*}
$$

This equation doesn't include the additional performance provided by bypass capacitor filtering. If a bypass capacitor is added, it acts, together with the internal high output impedance bias, as a low-pass filter, and the result is a quite
between $\mathrm{R}_{\text {in } 1,2}$ and $\mathrm{C}_{\text {feed } 1,2}$ can be neglected. If we sweep the frequency from DC to 20 kHz we observe the following with respect to the PSRR value:

- From DC to $200 \mathrm{~Hz}, \mathrm{C}_{\text {in }}$ impedance decreases from infinite to a finite value and the $\mathrm{C}_{\text {feed }}$ impedance is high enough to be neglected. Due to the tolerance of $\mathrm{C}_{\text {in1,2 }}$, we must introduce a mismatch $\left(\mathrm{R}_{\text {in } 1} \times \mathrm{C}_{\text {in } 1} \neq\right.$ $R_{\text {in } 2} x C_{\text {in2 }}$ ) that will decrease the PSRR performance.
- From 200 Hz to $5 \mathrm{kHz}, \mathrm{C}_{\text {in }}$ impedance is low enough to be neglected compare to $\mathrm{R}_{\text {in }}$ and $C_{\text {feed }}$ impedance is high enough to be also neglected. In this range, we can reach the PSRR performance of the TS4994 itself.
- From 5 kHz to $20 \mathrm{kHz}, \mathrm{C}_{\text {in }}$ impedance is low to be neglected compare to $\mathrm{R}_{\text {in }}$ and $\mathrm{C}_{\text {feed }}$ impedance decreases to a finite value. Due to tolerance of $\mathrm{C}_{\text {feed } 1,2}$, we introduce a mismatching ( $\mathrm{R}_{\text {feed } 1} \mathrm{XC}_{\text {feed } 1} \neq \mathrm{R}_{\text {feed2 }} \mathrm{xC}_{\text {feed2 }}$ ) that will decrease the PSRR performance.
important PSRR improvement with a relatively small bypass capacitor.

The complete PSRR equation ( $\Delta \mathrm{R}$ in $\%, \mathrm{C}_{\mathrm{b}}$ in microFarad and $F$ in Hz ) is:

$$
\begin{align*}
& P S R R \leq \\
& 20 \times \log \left[\frac{\Delta R \times 100}{\left(10000-\Delta R^{2}\right) \times \sqrt{1+F^{2} \times C b^{2} \times 22.2}}\right] \tag{dB}
\end{align*}
$$

Example: With $\Delta \mathrm{R}=0.1 \%$ and $\mathrm{C}_{\mathrm{b}}=0$, the minimum PSRR would be -60 dB . With a 100 nF bypass capacitor, at 100 Hz the new PSRR would be -93dB.

This example is a worst case scenario, where each resistor has extreme tolerance and illustrates the fact that with only a small bypass capacitor, the TS4994 produce high PSRR performance.

In addition, it's important to note that this is a theoretical formula. As the TS4994 has selfgenerated noise, you should consider that the highest practical PSRR reachable is about -110 dB . It is therefore unreasonable to target a -120dB PSRR.

The three following graphs show PSRR versus frequency and versus bypass capacitor $\mathrm{C}_{\mathrm{b}}$ in worst-case condition ( $\Delta \mathrm{R}=0.1 \%$ ).

Figure 72: PSRR vs. frequency worst case condition


Figure 73: PSRR vs. frequency worst case condition


Figure 74: PSRR vs. frequency worst case condition


The two following graphs show typical application of TS4994 with four $0.1 \%$ tolerances and a random choice for them.

Figure 75: PSRR vs. frequency with random choice condition


Figure 76: PSRR vs. frequency with random choice condition


## CMRR performance

For this calculation, we consider there to be no influence of $\mathrm{C}_{\text {in }}$ and $\mathrm{C}_{\text {feed }}$. $\mathrm{C}_{\mathrm{b}}$ has no influence in the calculation of the CMRR.

We use the same kind of resistor (same tolerance) and $\Delta \mathrm{R}$ is the tolerance value in \%.

The following equation is valid for frequencies ranging from DC to about 1 kHz . Above this frequency, parasitic effects start to be significant and a literal equation is not possible to write.
The CMRR equation is ( $\Delta R$ in \%):

$$
\begin{equation*}
C M R R \leq 20 \times \log \left[\frac{\Delta R \times 200}{\left(10000-\Delta R^{2}\right)}\right] \tag{dB}
\end{equation*}
$$

Example: With $\Delta R=1 \%$, the minimum CMRR would be -34 dB .
With a DC Vic=2.5V, the DC differential output (Voo) which results is 50 mV maximum. As this Voo is across the load, for an $8 \Omega$ load the extra consumption would be $50 \mathrm{mV} / 8=6.2 \mathrm{~mA}$.
With $\Delta \mathrm{R}=1 \%$, the minimum CMRR would be -53 dB that give $\mathrm{Voo}=5.6 \mathrm{mV}$ and an maximum extra consumption less than $700 \mu \mathrm{~A}$.
This example is of a worst case scenario where each resistor has extreme tolerance and illustrates the fact that for CMRR, good matching is essential.

As with the PSRR, due to self-generated noise, the TS4994 CMRR limitation would be about -110dB.

Figures 77 and 78 show CMRR versus frequency and versus bypass capacitor $\mathrm{C}_{\mathrm{b}}$ in worst-case condition ( $\Delta \mathrm{R}=0.1 \%$ ).

Figure 77: CMRR vs. frequency worst case condition


Figure 78: CMRR vs. frequency worst case condition


Figures 79 and 80 show CMRR versus frequency for a typical application with four $0.1 \%$ tolerances and a random choice for them.

Figure 79: CMRR vs. frequency with random choice condition


Figure 80: CMRR vs. frequency with random choice condition


### 4.6 Power dissipation and efficiency

## Assumptions:

- Load voltage and current are sinusoidal ( $\mathrm{V}_{\text {out }}$ and $I_{\text {out }}$ )
- Supply voltage is a pure DC source $\left(\mathrm{V}_{\mathrm{cc}}\right)$

Regarding the load we have:

$$
\mathrm{V}_{\text {out }}=\mathrm{V}_{\text {PEAK }} \sin \omega \mathrm{t}(\mathrm{~V})
$$

and

$$
\mathrm{I}_{\text {out }}=\frac{\mathrm{V}_{\text {out }}}{\mathrm{RL}}(\mathrm{~A})
$$

and

$$
\mathrm{P}_{\text {out }}=\frac{\mathrm{VPEAK}^{2}}{2 R \mathrm{~L}}(\mathrm{~W})
$$

Therefore, the average current delivered by the supply voltage is:

$$
I_{A C C}=2 \frac{V P E A K}{\pi R L}(A)
$$

The power delivered by the supply voltage is:

$$
\mathrm{P}_{\text {supply }}=\mathrm{Vcc} \mathrm{Icc}_{\mathrm{AVG}}(\mathrm{~W})
$$

Then, the power dissipated by each amplifier is

$$
\begin{aligned}
& \mathrm{P}_{\text {diss }}=\mathrm{P}_{\text {supply }}-\mathrm{P}_{\text {out }}(\mathrm{W}) \\
& P_{\text {diss }}=\frac{2 \sqrt{2} V_{C C}}{\pi \sqrt{R_{L}}} \sqrt{P_{\text {out }}}-P_{\text {out }}
\end{aligned}
$$

and the maximum value is obtained when:

$$
\frac{\partial \mathrm{Pdiss}}{\partial \mathrm{P}_{\text {out }}}=0
$$

### 4.7 Decoupling of the circuit

Two capacitors are needed to correctly bypass the TS4994. A power supply bypass capacitor $\mathrm{C}_{\mathrm{S}}$ and a bias voltage bypass capacitor $\mathrm{C}_{\mathrm{B}}$.
$\mathrm{C}_{\mathrm{S}}$ has particular influence on the THD +N in the high frequency region (above 7 kHz ) and an indirect influence on power supply disturbances. With a value for $\mathrm{C}_{\mathrm{S}}$ of $1 \mu \mathrm{~F}$, you can expect similar
and its value is:

$$
\text { Pdissmax }=\frac{2 V c c^{2}}{\pi^{2} R_{L}}(\mathrm{~W})
$$

Note: This maximum value is only dependent on power supply voltage and load values.

The efficiency is the ratio between the output power and the power supply

$$
\eta=\frac{\mathrm{P}_{\text {out }}}{\mathrm{P}_{\text {supply }}}=\frac{\pi \mathrm{VPEAK}}{4 \mathrm{Vcc}}
$$

The maximum theoretical value is reached when Vpeak = Vcc, so

$$
\frac{\pi}{4}=78.5 \%
$$

The maximum die temperature allowable for the TS4994 is $125^{\circ} \mathrm{C}$. However, in case of overheating, a thermal shutdown set to $150^{\circ} \mathrm{C}$, puts the TS4994 in standby until the temperature of the die is reduced by about $5^{\circ} \mathrm{C}$.

To calculate the maximum ambient temperature $\mathrm{T}_{\text {AMB }}$ allowable, we need to know:

- Power supply Voltage value, Vcc
- Load resistor value, RL
- The package type, RTH ${ }_{\text {JA }}$

Example: $\quad \mathrm{Vcc}=5 \mathrm{~V}, \quad \mathrm{RL}=8 \Omega$, $\quad$ RTH ${ }_{\mathrm{JA}}$ FlipChip $=100^{\circ} \mathrm{C} / \mathrm{W}$ ( $100 \mathrm{~mm}^{2}$ copper heatsink).

We calculate $P_{\text {dissmax }}=633 \mathrm{~mW}$.
With

$$
\begin{aligned}
\mathrm{T}_{\mathrm{AMB}}=125^{\circ} \mathrm{C}-\mathrm{RTH}_{\mathrm{JA}} \times \mathrm{P}_{\text {diss }} \quad\left({ }^{\circ} \mathrm{C}\right) \\
\mathrm{T}_{\mathrm{AMB}}=125-100 \times 0.633=61.7^{\circ} \mathrm{C}
\end{aligned}
$$

THD +N performances to those shown in the datasheet.

In the high frequency region, if $\mathrm{C}_{\mathrm{S}}$ is lower than $1 \mu \mathrm{~F}$, it increases THD+N and disturbances on the power supply rail are less filtered.
On the other hand, if $\mathrm{C}_{\mathrm{S}}$ is higher than $1 \mu \mathrm{~F}$, those disturbances on the power supply rail are more filtered.
$\mathrm{C}_{\mathrm{b}}$ has an influence on THD+N at lower frequencies, but its function is critical to the final

### 4.8 Wake-up Time: $\mathrm{T}_{\text {wu }}$

When the standby is released to put the device ON , the bypass capacitor $\mathrm{C}_{\mathrm{b}}$ will not be charged immediately. $\mathrm{As} \mathrm{C}_{\mathrm{b}}$ is directly linked to the bias of the amplifier, the bias will not work properly until the $\mathrm{C}_{\mathrm{b}}$ voltage is correct. The time to reach this voltage is called the wake-up time or $T_{W U}$ and is specified in the tables found in Electrical Characteristics on page 5 , with $\mathrm{C}_{\mathrm{b}}=1 \mu \mathrm{~F}$. During

### 4.9 Shutdown time

When the standby command is set, the time required to put the two output stages in high impedance and the internal circuitry in shutdown mode is a few microseconds.

### 4.10 Pop performance

In theory, due to a fully differential structure, the pop performance of the TS4994 should be perfect. However, due to $\mathrm{R}_{\text {in }}, \mathrm{R}_{\text {feed }}$, and $\mathrm{C}_{\text {in }}$ mismatching, some noise could remain at startup. In TS4994 we included a pop reduction circuitry reach the pop that is theoretical with mismatched components. With this circuitry, the TS4994 is

### 4.11 Single ended input configuration

It's possible to use the TS4994 in a single-ended input configuration. However, an input coupling capacitor is needed in this configuration. The schematic in Figure 81 shows this configuration using the miniSO8 version of the TS4994 as example.
result of PSRR (with input grounded and in the lower frequency region).
the wake-up time phase, the TS4994 gain is close to zero. After the wake-up time period, the gain is released and set to its nominal value.

If $C_{b}$ has a value other than $1 \mu \mathrm{~F}$, please refer to the graph in Figure 71 to establish the wake-up time value.

Note: In shutdown mode, Bypass pin and Vin+, Vin- pins are short-circuited to ground by internal switches. This allows a quick discharge of $C_{b}$ and $C_{i n}$ capacitors.
close to zero pop for all common applications possible.

In addition, when the TS4994 is set in standby, due to the high impedance output stage configuration in this mode, no pop is possible.

Figure 81: Single ended input typical application


The components calculations remain the same except for the gain. The new formula is:

$$
A v_{S E}=\frac{V_{O+}-V_{O-}}{V e}=\frac{R_{\text {feed }}}{R_{\text {in }}}
$$

### 4.12 Demoboard

A demoboard for the TS4994 is available, however it is designed only for the TS4994 in the DFN10 package. However, we can guarantee that
all electrical parameters are similar except for the power dissipation.

For more information about this demoboard, please refer to Application Note AN2013.

Figure 82: Demoboard schematic


Figure 83: Components location


Figure 84: Top layer


Figure 85: Bottom layer


## 5 Package Mechanical Data

### 5.1 MiniSO8 package

## miniSO-8 MECHANICAL DATA

| DIM. | mm. |  |  | inch |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | MIN. | TYP | MAX. | MIN. | TYP. | MAX. |
| A |  |  | 1.1 |  |  | 0.043 |
| A1 | 0.05 | 0.10 | 0.15 | 0.002 | 0.004 | 0.006 |
| A2 | 0.78 | 0.86 | 0.94 | 0.031 | 0.031 | 0.037 |
| b | 0.25 | 0.33 | 0.40 | 0.010 | 0.13 | 0.013 |
| c | 0.13 | 0.18 | 0.23 | 0.005 | 0.007 | 0.009 |
| D | 2.90 | 3.00 | 3.10 | 0.114 | 0.118 | 0.122 |
| E | 4.75 | 4.90 | 5.05 | 0.187 | 0.193 | 0.199 |
| E1 | 2.90 | 3.00 | 3.10 | .0114 | 0.118 | 0.122 |
| e |  | 0.65 |  |  | 0.026 |  |
| K | $0^{\circ}$ |  | $6^{\circ}$ | $0^{\circ}$ |  | $6^{\circ}$ |
| L | 0.40 | 0.55 | 0.70 | 0.016 | 0.022 | 0.028 |
| L1 |  |  | 0.10 |  |  | 0.004 |



### 5.2 Flip-chip package (9 bumps)

Dimensions in millimeters unless otherwise indicated.

PIN OUT (top view)


Balls are underneath

MARKING (top view)



### 5.3 DFN10 package

Dimensions in millimeters unless otherwise indicated.


## 6 Revision History

| Date | Revision | Description of Changes |
| :---: | :---: | :--- |
| 01 August 2004 | 1 | First Release |

Information furnished is believed to be accurate and reliable. However, STMicroelectronics assumes no responsibility for the consequences of use of such information nor for any infringement of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of STMicroelectronics. Specifications mentioned in this publication are subject to change without notice. This publication supersedes and replaces all information previously supplied. STMicroelectronics products are not authorized for use as critical components in life support devices or systems without express written approval of STMicroelectronics.

The ST logo is a registered trademark of STMicroelectronics
All other names are the property of their respective owners
© 2004 STMicroelectronics - All rights reserved
STMicroelectronics group of companies
Australia - Belgium - Brazil - Canada - China - Czech Repubic - Finland - France - Germany - Hong Kong - India - Israel - Italy - Japan Malaysia - Malta - Morocco - Singapore - Spain - Sweden - Switzerland - United Kingdom - United States of America
www.st.com

