

## NJU26100 Series Hardware Specification

### General Description

This document describes the NJU26100 Series common hardware specifications. This document is applied to the NJU26101 up to the NJU26199. The individual function is described in the each data sheet. Please refer to the each data sheet to find the detail functions. The firmware commands are described in the each firmware document.


### Package



### Hardware Specification


NJU26100 Series

- 24bit Fixed-point Digital Signal Processing
- Maximum System Clock Frequency : 38MHz
- Digital Audio Interface : 3 Input ports / 3 Output ports
- Master / Slave Mode
- Master Mode MCK : 1/2 fclk, 1/3 fclk  
ex. MCK = 384Fs(1/2) or MCK = 256Fs(1/3) at fclk=768Fs
- Two kinds of micro computer interface  
I<sup>2</sup>C bus (standard-mode/100kbps)  
Serial interface (4 lines: clock, enable, input data, output data)
- Power Supply : 2.5V ( 3.3V Input tolerant )
- Package : QFP32-R1



# NJU26100 Series

## Pin Configuration



## Pin Description

### Pin Description

No.	Symbol	I/O	Description	No.	Symbol	I/O	Description
1	SDO2	O	Audio Data Output CH2	17	VDDC	--	Core Power Supply +2.5V
2	SDO1	O	Audio Data Output CH1	18	VDDC	--	Core Power Supply +2.5V
3	SDO0	O	Audio Data Output CH0	19	VSSC	--	Core GND
4	GPIO0	I/O	General Purpose IO	20	VSSC	--	Core GND
5	SCL/SCK	I	I <sup>2</sup> C Clock / Serial Clock	21	VDDR	--	I/O Power Supply +2.5V
6	SDA/SDOUT	I/O	I <sup>2</sup> C I/O / Serial Output	22	VDDR	--	I/O Power Supply +2.5V
7	AD1/SDIN	I	I <sup>2</sup> C Address / Serial Input	23	VSSR	--	I/O GND
8	AD2/SSb	I	I <sup>2</sup> C Address / Serial Enable	24	VSSR	--	I/O GND
9	VDDO	--	OSC Power Supply +2.5V	25	SDI0	I	Audio Data Input CH0
10	XI	I	X'tal Clock Input	26	SDI1	I	Audio Data Input CH1
11	XO	O	OSC Output	27	SDI2	I	Audio Data Input CH2
12	VSSO	--	OSC GND	28	LRI	I	LR Clock Input
13	RESETb	I	RESET (active Low)	29	BCKI	I	Bit Clock Input
14	VDDC	--	Core Power Supply +2.5V	30	MCK	O	Master Clock Output
15	VSSC	--	Core GND	31	BCKO	O	Bit Clock Output
16	GPIO1	I/O	General Purpose IO	32	LRO	O	LR Clock Output

\*1 I : Input, O : Output, I/O : Bi-directional

\*2 SDI0, SDI1, SDI2, SDO0, SDO1, SDO2, GPIO0, GPIO1 are different by any function. Refer to each datasheet.

## 1. Electric Characteristics

### 1.1 Absolute Maximum Ratings

**Table1-1 Absolute Maximum Ratings ( $V_{SS0}=V_{SSC}=V_{SSR}=0V$ ,  $T_a=25^{\circ}C$ )**

Parameter	Symbol	Rating	Units
Supply Voltage	$V_{DD}$	0 to 3.05	V
XI Input Voltage	$V_{x(OSC)}$	-0.3 to $V_{DD}$	V
Input Pin Voltage	$V_{x(IN)}$	-0.3 to 3.6	V
Power Dissipation	$P_D$	0.3	W
Storage Temperature	$T_{stg}$	-40 to +125	$^{\circ}C$

\*1 They apply SCL/SCK, AD1/SDIN, AD2/SSb, RESETb, SDI0, SDI1, SDI2, LRI, and BCKI pin. It applies to GPIO0 (SEL1) pin of NJU26100 series except NJU26150. However, it applies to SDA/SDOUT pin at the time of I<sup>2</sup>C mode operation.

# NJU26100 Series


## 1.2 Electric Characteristics

**Table1-2 Electric Characteristics ( $V_{DDO}=V_{DDC}=V_{DDR}=2.5V$ ,  $V_{SSO}=V_{SSC}=V_{SSR}=0V$ ,  $T_a=25^\circ C$ )**

Parameter	Symbol	Test Condition	Min.	Typ.	Max.	Units
Operating $V_{DD}$ Voltage	$V_{DD}$	$V_{DDO}$ , $V_{DDC}$ , $V_{DDR}$ pin	2.25	2.5	2.75	V
Operating Current	$I_{DD}$	$f_{OSC}=36.864MHz$	-	40	-	mA
Operating Temperature	$T_{OPR}$		-40	25	85	$^\circ C$
Recommended Operating Temperature	$T_{OPRR}$	$V_{DDO}=V_{DDC}=V_{DDR}=2.5V$	-10	25	70	$^\circ C$
High Level Input Voltage (XI)	$V_{IH(OSC)}$	XI pin	2.0	-	$V_{DD}$	V
High Level Input Voltage	$V_{IH}$		2.0	-	3.3	V
Low Level Input Voltage	$V_{IL}$	$V_{SS}=V_{SSO}=V_{SSC}=V_{SSR}$	$V_{SS}$	-	0.5	V
High Level Input Current	$I_{IH}$	$V_{IN}=3.3V$ expect for GPIO pin	-10	-	+10	$\mu A$
High Level Input Current	$I_{IH(pd)}$	$V_{IN}=3.3V$ GPIO pin Only	100	-	300	$\mu A$
Low Level Input Current	$I_{IL}$	$V_{IN}=V_{SSO}=V_{SSC}=V_{SSR}$	-10	-	+10	$\mu A$
High Level Output Voltage	$V_{OH}$	$I_{OH}=-2mA$ $I_{OH}=-100\mu A$	$V_{DD}-0.4$ $V_{DD}-0.1$	-	-	V
Low Level Output Voltage	$V_{OL}$	$I_{OL}=2mA$	-	-	0.4	V
Input Capacitance	$C_{IN}$		-	5	-	pF
Input Rise/Fall transition Time	$t_r / t_f$	except for SCL/SCK, SDA/SDOUT, AD1/SDIN, AD2/SS b pin*1	-	-	100	ns
Clock Frequency	$f_{OSC}$	XI pin	-	-	38.0	MHz
Ext.System Clock Duty Cycle	$\tau_{EC}$	XI pin	47.5	50	52.5	%

\*1 The  $t_r / t_f$  of these pins are specified separately.

\*2 All input / input-and-output pins serve as the Schmidt trigger input except for XI pin.



**Fig.1- 1 I/O Equivalent Circuits**

\*3 SDA becomes Open-Drain at the time of the output of I<sup>2</sup>C.


## 2. Clock and Reset

The NJU26100 Series XI pin requires the system clock that should be related to the sample frequency  $F_s$ . The XI/XO pins can generate the system clock by connecting the crystal oscillator or the ceramic resonator.

When the external oscillator is connected to XI/XO pins, check the voltage level of the pins. Because the maximum input voltage level of XI pin is different from the other input or bi-directional pins. The maximum voltage-level of XI pin equals to  $V_{DD}$ .

To initialize the NJU26100 Series, RESETb pin should be set Low level during some period. After some period of Low level, RESETb pin should be High level. This procedure starts the initialization of the NJU26100 Series.

To select I<sup>2</sup>C bus or 4-Wire serial bus, some level should be supplied to GPIO0 pin (SEL1 pin). When GPIO0 pin (SEL1 pin) = "Low", I<sup>2</sup>C bus is selected. When GPIO0 pin (SEL1 pin) = "High", 4-Wire serial bus is selected. The level of GPIO0 pin (SEL1 pin) is checked by the NJU26100 Series in 1 m sec after RESETb pin level goes to "High". After the power supply and the oscillation of the NJU26100 Series becomes stable, RESETb pin should be kept Low-level more than  $t_{RESETb}$  period.



**Fig. 2- 1 Reset Timing**

**Table 2- 1 Reset Time**

Symbol	Time
$t_{RESETb}$	$\geq 1\mu s$

**Notice :**

Please consult with manufacture of crystal oscillator / ceramic resonator enough in use of these parts. NJRC would not take the responsibility on the external parts of clock generating.

# NJU26100 Series

## 3. Audio Clock

Audio data samples must be transferred in synchronism between all components of the digital audio system. That is, for each audio sample originated by an audio source there must be one and only one audio sample processed by the NJU26100 Series and delivered to the D/A converters. To accomplish this, one device in the system is selected to generate the audio sample rate; the remaining devices are designated to follow this sample rate. The device that generates the audio sample rate is called the MASTER device; all devices following this sample rate are called SLAVE(s).

LR, BCK and MCK should be synchronized. This is described in next section. When the NJU26100 Series is in MASTER mode, the NJU26100 Series system clock should be 768 multiples of the sampling frequency (Table3-1). When the NJU26100 Series is in SLAVE mode, NJU26100 Series system clock should be from 768 multiples of the sampling frequency up to the maximum operating frequency.


### 3.1 System Clock

Three types of clock signals are included in the serial audio interface. Two of the clock signals LR (LRI and LRO) and BCK (BCKI and BCKO) establish data transfer on the serial data lines. The third clock, MCK, is not associated with serial data transfer but is required by delta-sigma A/D and D/A converters.

The frequency of the LR clock is, by definition, equal to the digital audio sample rate,  $F_s$ . BCK and MCK operate at multiples of the LR clock rate. Therefore the signals LR, BCK and MCK must be locked, that is, they must be generated or derived from a single frequency reference. In SLAVE mode, the NJU26100 Series dose not generate MCK clock.

**Table 3-1 Sampling Frequency and BCK, MCK, XI**

Clock Signal	Multiple Frequency	32kHz	44.1kHz	48kHz
LR	1Fs	32kHz	44.1kHz	48kHz
BCK(32Fs)	32Fs	1.024MHz	1.4112MHz	1.536MHz
BCK(64Fs)	64Fs	2.048MHz	2.822MHz	3.072MHz
MCK(256Fs)	256Fs	8.192MHz	11.289MHz	12.288MHz
MCK(384Fs)	384Fs	12.288MHz	16.934MHz	18.432MHz
XI	768Fs	24.576MHz	33.8688MHz	36.864MHz



**Fig. 3-1 MASTER / SLAVE Mode**


## 4. Audio Interface

The serial audio interface carries audio data to and from the NJU26100 Series. Industry standard serial data formats of I<sup>2</sup>S, MSB-first left-justified or MSB-first right-justified are supported. These serial audio formats define a pair of digital audio signals (stereo audio) on each data line. Two clock lines, BCK (bit clock) and LR (left/right word clock) establish timing for serial data transfers.

The NJU26100 Series serial audio interface includes three data input lines, SDI0, SDI1 and SDI2, and three data output lines, SDO0, SDO1 and SDO2, as shown in the figure below. The input serial data is selected by the firmware command. The number of these serial audio interfaces depends on the DSP function. Check the each data sheet.

The NJU26100 Series has a pair of left/right clock lines (LRI and LRO) and a pair of bit clock lines (BCKI and BCKO). Clock inputs BCKI and LRI are used to accept timing signals from an external device when the NJU26100 Series is operating in SLAVE clock mode.

The BCKO, LRO and MCK, system clock output, are provided for delta-sigma A/D and D/A converters when the NJU26100 Series operates in MASTER mode. In SLAVE mode, the output of BCKO and LRO are the buffered output of BCKI and LRI. The output of MCK is fixed to Low level in SLAVE mode.



**Fig. 4-1 Serial Audio Interface**

### 4.1 Audio Data Format

The NJU26100 Series can exchange data using any of three industry-standard digital audio data formats: I<sup>2</sup>S, MSB-first Left-justified, or MSB-first Right-justified.

The three serial formats differ primarily in the placement of the audio data word relative to the LR clock. Left-justified format places the most-significant data bit (MSB) as the first bit after an LR transition. I<sup>2</sup>S format places the most-significant data bit (MSB) as the second bit after an LR transition (one bit delay relative to left-justified format). Right-justified format places the least-significant data bit (LSB) as the last bit before an LR transition.


Clock LR (LRI, LRO) marks data word boundaries and clock BCK (BCKI, BCKO) clocks the transfer of serial data bits. One period of LR defines a complete stereo audio sample and thus the rate of LR equals the audio sample rate (Fs). All formats transmit the stereo sample left channel first. Note that polarity of LR is opposite in I<sup>2</sup>S format (LR:LOW = Left channel data) compared to Left-Justified or Right-Justified formats.

# NJU26100 Series


The number of BCK clock must follow the serial data format. If the BCK clock is not enough, the right sound are not produced. Set serial data format for the adequate mode that A/Ds, D/As or Codecs require.

The NJU26100 Series supports serial data format which includes 32(32Fs) or 64(64Fs) BCK clocks. This serial data format is applied to both MASTER and SLAVE mode.


## 4.2 Serial Audio Data Transmitting Diagram




**Fig. 4-2 Left-Justified Data Format 64Fs, 24bit Data**



**Fig. 4-3 Right-Justified Data Format 64Fs, 24bit Data**




**Fig. 4-4 I²S Data Format 64Fs, 24bit Data**




**Fig. 4-5 Left-Justified Data Format 64Fs, 20bit Data**

\* The 24bit data is always outputted to a SDO0 pin in the format of figure 4-5 to figure 4-10.







**Fig. 4-6 Right-Justified Data Format 64Fs, 20bit Data**




**Fig. 4-7 I<sup>2</sup>S Data Format 64Fs, 20bit Data**




**Fig. 4-8 Left-Justified Data Format 64Fs, 18bit Data**




**Fig. 4-9 Right-Justified Data Format 64Fs, 18bit Data**




**Fig. 4-10 I<sup>2</sup>S Data Format 64Fs, 18bit Data**



**Fig. 4-11 Left-Justified Data Format 32Fs, 16bit Data**



**Fig. 4-12 Right-Justified Data Format 32Fs, 16bit Data**



**Fig. 4-13 I<sup>2</sup>S Data Format 32Fs, 16bit Data**


## 4.3 Serial Audio Timing

**Table 4-1 Serial Audio Input Timing Parameters ( $V_{DD0}=V_{DDC}=V_{DDR}=2.5V$ ,  $V_{SS0}=V_{SSC}=V_{SSR}=0V$ ,  $T_a=25^\circ C$ )**

Parameter	Symbol	Test Condition	Min	Typ.	Max	Units
BCKI Frequency **	$f_{BCKI}$		0.9	-	4.0	MHz
BCKI Period **						
Low Pulse Width	$t_{SIL}$		85	-	-	ns
High Pulse Width	$t_{SIH}$		85	-	-	ns
BCKI to LRI Time **	$T_{SLI}$		40	-	-	ns
LRI to BCKI Time **	$t_{LSI}$		40	-	-	ns
Data Setup Time *	$t_{DS}$		40	-	-	ns
Data Hold Time *	$t_{DH}$		40	-	-	ns

\* It is the regulation to BCKI in slave mode and to BCKO in master mode.

\*\* It is the regulation in slave mode.




**Fig. 4-14 Serial Audio Input Timing**

# NJU26100 Series

**Table 4-2 Serial Audio Output Timing Parameters** ( $V_{DDO}=V_{DDC}=V_{DDR}=2.5V$ ,  $V_{SSO}=V_{SSC}=V_{SSR}=0V$ ,  $T_a=25^\circ C$ )

Parameter	Symbol	Test Condition	Min	Typ.	Max	Units
BCKO to LRO Time *	$t_{SLO}$	$C_L$ :LRO, BCKO, SDO=25pF	-20	-	20	ns
Data Output Delay	$t_{DOD}$		-	-	20	ns

\* It is the regulation in master mode.




**Fig. 4-15 Serial Audio Output Timing**

**Table 4-3 Serial Audio Clock Timing Parameters (In slave mode)**

( $V_{DDO}=V_{DDC}=V_{DDR}=2.5V$ ,  $V_{SSO}=V_{SSC}=V_{SSR}=0V$ ,  $T_a=25^\circ C$ )

Parameter	Symbol	Test Condition	Min	Typ.	Max	Units
Clock Output Delay (LRI → LRO)	$t_{PDL}$	$C_L$ :LRO,BCKO, SDO=25pF	-	-	20	ns
Clock Output Delay (BCKI → BCKO)	$t_{PDB}$		-	-	20	ns



**Fig. 4-16 Serial Audio Clock Timing (In slave mode)**

## 5. Host Interface

The NJU26100 Series can be controlled via Serial Host Interface (SHI) using either of two serial bus formats: 4-Wire serial bus or I<sup>2</sup>C bus. Data transfers are in 8 bit packets (1 byte) when using either format. The SHI operates only in a SLAVE fashion. A host controller connected to the interface always drives the clock (SCL / SCK) line and initiates data transfers, regardless of the chosen communication protocol.

**Table 5-1 Serial Host Interface Pin Description**

Pin No.	Symbol (I <sup>2</sup> C / Serial)	4-Wire Serial bus Format	I <sup>2</sup> C bus Format
5	SCL/SCK	Serial Clock	Serial Clock
6	SDA/SDOUT	Serial Data Output	Serial Data (Bi-directional)
7	AD1/SDIN	Serial Data Input	I <sup>2</sup> C bus address Bit1
8	AD2/SSb	SLAVE Select	I <sup>2</sup> C bus address Bit2

Note : SDA/SDOUT pin is a bi-directional open drain.

SDA/SDOUT output is normal CMOS output in case of 4-Wire Serial bus mode and SSb="Low".

SDA/SDOUT output is Hi-Z state in case of 4-Wire Serial bus mode and SSb="High".

This pin requires a 4.7k pull-up resistor in both 4-Wire serial and I<sup>2</sup>C bus mode.

### 5.1 4-Wire Serial Interface


The serial host interface can be configured for 4-Wire Serial bus communication by setting GPIO0 pin (\*SEL1 pin)="High" during the Reset initialization sequence. SHI bus communication is full-duplex; a write byte is shifted into the SDIN pin at the same time that a read byte is shifted out of the SDOUT pin. Data transfers are MSB first and are enabled by setting the Slave Select pin Low (SSb = 0). Data is clocked into SDIN on rising transitions of SCK. Data is latched at SDOUT on falling transitions of SCK except for the first byte (MSB) which is latched on the falling transitions of SSb. SDOUT is Hi-Z in case of SSb = "High". SDOUT is CMOS output in case of SSb = "Low". SDOUT needs a pull-up resistor when SDOUT is Hi-Z.

\* It excepts NJU26150. Refer to each data sheet.

# NJU26100 Series

**Table 5-2 4-Wire Serial Interface Timing Parameters ( $V_{DDO}=V_{DDC}=V_{DDR}=2.5V$ ,  $V_{SSO}=V_{SSC}=V_{SSR}=0V$ ,  $T_a=25^\circ C$ )**

Parameter	Symbol	Timelines	Min.	Typ.	Max.	Units
Input Data Rising Time	$t_{MSDr}$	a-b	-	-	100	ns
Input Data Falling Time	$t_{MSDf}$	a-b	-	-	100	ns
Serial Clock Rising Time	$t_{MSCr}$	d-e	-	-	100	ns
Serial Clock Falling Time	$t_{MSCf}$	f-g	-	-	100	ns
Serial Strobe Rising Time	$t_{MSSr}$	p-q	-	-	100	ns
Serial Strobe Falling Time	$t_{MSSf}$	m-n	-	-	100	ns
Serial Clock High Duration	$t_{MSCa}$	e-f	50	-	-	ns
Serial Clock Low Duration	$t_{MSCn}$	g-h	50	-	-	ns
Serial Clock Period	$t_{MSCc}$	e-i	250	-	-	ns
Serial Strobe Setup Time	$t_{MSSs}$	n-e	100	-	-	ns
Serial Strobe Hold Time	$t_{MSSh}$	j-q	30	-	-	ns
Serial Strobe Low Duration	$t_{MSSa}$	n-p	-	1.0	-	$\mu s$
Serial Strobe High Duration	$t_{MSSn}$	q-r	40	-	-	ns
Input Data Setup Time	$t_{MSDis}$	b-e	20	-	-	ns
Input Data Hold Time	$t_{MSDih}$	e-c	20	-	-	ns
Output Data Delay (From SSb)	$t_{MSDos}$	n-o, CL=25pF	-	-	50	ns
Output Data Delay (From SCK)	$t_{MSDo}$	g-k(data-6), CL=25pF	-	-	50	ns
Output Data Hold Time	$t_{MSDoh}$	g-k(data-7)	0	-	-	ns
Output Data Turn off Time (Hi-Z)	$t_{MSDov}$	q-l	-	-	40	ns



**Fig. 5-1 4-Wire Serial Interface Timing**

- Note :
- \*1 When the data-clock is less than 8 clocks, the input data is shifted to LSB side and is sent to the DSP core at the transition of SSb="High".
  - \*2 When the data-clock is more than 8 clocks, the last 8 bit data becomes valid.
  - \*3 After sending LSB data, SDOUT transmits the MSB data which is received via SDIN until SSb becomes "High".
  - \*4 SDOUT is Hi-Z in case of SSb = "High". SDOUT is CMOS output in case of SSb = "Low". SDOUT needs a pull-up resistor to prevent SDOUT from becoming floating level.

## 5.2 I<sup>2</sup>C Bus

When the NJU26100 Series is configured for I<sup>2</sup>C bus communication in GPIO0 pin (\*SEL1 pin)="Low", the serial host interface transfers data to the SDA pin and clocks data to the SCL pin. SDA is an open drain pin requiring an external 4.7k pull-up resistor. AD1 and AD2 pins are used to configure the seven-bit SLAVE address of the serial host interface. This offers additional flexibility to a system design by four different SLAVE addresses of the NJU26100 Series. An address can be arbitrarily set up by the AD1, 2 pins. The I<sup>2</sup>C address of AD1, 2 is decided by connection of AD1, 2 pins. The I<sup>2</sup>C address should be the same level of AD1, 2 pins. The real I<sup>2</sup>C address is described in the each data sheet. Refer to the each data sheet.

\* It excepts NJU26150. Refer to each data sheet.


**Table 5-3 I<sup>2</sup>C Bus SLAVE Address**

bit7	bit6	bit5	bit4	bit3	bit2	bit1	bit0
0	0	1	1	1	AD2* <sup>1</sup>	AD1* <sup>1</sup>	R/W

\*1 The SLAVE address bit is 0 when ADx-pin is low level. The SLAVE address bit is 1 when ADx-pin is high level.

The figure on the following page shows the basic timing relationships for transfers. A transfer is initiated with a START condition, followed by the SLAVE address byte. The SLAVE address consists of the seven-bit SLAVE address followed by a read/write (R/W) bit. When an address with an effective serial host interface is detected, the acknowledgement bit which sets a SDA line to Low in the ninth bit clock cycle is returned.

The R/W bit in the SLAVE address byte sets the direction of data transmission until a STOP condition terminates the transfer. R/W = 0 indicates the host will send to the NJU26100 Series while R/W = 1 indicates the host will receive data from the NJU26100 Series.



**Fig. 5-2 I<sup>2</sup>C Bus Format**


In case of the NJU26100 Series, only single-byte transmission is available.

The serial host interface supports "Standard-Mode (100kbps)" I<sup>2</sup>C bus data transfer.

# NJU26100 Series

**Table 5-4 I<sup>2</sup>C Bus Interface Timing Parameters** ( $V_{DD0}=V_{DDC}=V_{DDR}=2.5V$ ,  $V_{SS0}=V_{SSC}=V_{SSR}=0V$ ,  $T_a=25^{\circ}C$ )

Parameter	Symbol	Standard Mode		Units
		Min	Max	
SCL Clock Frequency	$f_{SCL}$	0	100	kHz
Start Condition Hold Time	$t_{HD:STA}$	4.0	-	$\mu s$
SCL "Low" Duration	$t_{LOW}$	4.7	-	$\mu s$
SCL "High" Duration	$t_{HIGH}$	4.0	-	$\mu s$
Start Condition Setup Time	$t_{SU:STA}$	4.7	-	$\mu s$
Data Hole Time	$t_{HD:DAT}$	0	3.45	$\mu s$
Data Setup Time	$t_{SU:DAT}$	250	-	ns
Rising Time	$t_R$	-	1000	ns
Falling Time	$t_F$	-	300	ns
Stop Condition Setup Time	$t_{SU:STO}$	4.0	-	$\mu s$
Bus Release Time	$t_{BUF}$	4.7	-	$\mu s$





**Fig. 5-3 I<sup>2</sup>C Bus Timing**

## ■ I<sup>2</sup>C License

Purchase of I<sup>2</sup>C components of New Japan Radio Co., Ltd or one of sublicensed Associated Companies conveys a license under the Philips I<sup>2</sup>C Patent Rights to use these components in an I<sup>2</sup>C system, provided that the system conforms to the I<sup>2</sup>C Standard specification as defined by Philips.



## 6. Package Dimensions (EIAJ : QFP032-P-0707-1)



UNIT : mm

LEADS MATERIAL : 42ALLOY

LEADS FINISH : SOLDER PLATING

MOLD MATERIAL : EPOXY RESIN

Weight 0.2g (TYP)

Ver. 1.14

**[CAUTION]**

The specifications on this databook are only given for information, without any guarantee as regards either mistakes or omissions. The application circuits in this databook are described only to show representative usages of the product and not intended for the guarantee or permission of any right including the industrial rights.