



## Electrical Characteristics

Digital Levels and DC Specifications: ADC0808CCN, ADC0808CCV, ADC0809CCN and ADC0809CCV, $4.75 \leq \mathrm{V}_{\mathrm{CC}} \leq 5.25 \mathrm{~V}$, $-40^{\circ} \mathrm{C} \leq \mathrm{T}_{\mathrm{A}} \leq+85^{\circ} \mathrm{C}$ unless otherwise noted

| Symbol | Parameter | Conditions | Min | Typ | Max | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| ANALOG MULTIPLEXER |  |  |  |  |  |  |
| $\mathrm{l}_{\text {OFF (+) }}$ | OFF Channel Leakage Current | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V}, \mathrm{~V}_{I \mathrm{~N}}=5 \mathrm{~V}, \\ & \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C} \\ & \mathrm{~T}_{\mathrm{MIN}} \text { to } \mathrm{T}_{\mathrm{MAX}} \end{aligned}$ |  | 10 | $\begin{array}{r} 200 \\ 1.0 \\ \hline \end{array}$ | $\begin{aligned} & \mathrm{nA} \\ & \mu \mathrm{~A} \\ & \hline \end{aligned}$ |
| $\mathrm{l}_{\text {OFF (-) }}$ | OFF Channel Leakage Current | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V}, \mathrm{~V}_{\mathrm{IN}}=0, \\ & \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C} \\ & \mathrm{~T}_{\mathrm{MIN}} \text { to } \mathrm{T}_{\mathrm{MAX}} \\ & \hline \end{aligned}$ | $\begin{aligned} & -200 \\ & -1.0 \end{aligned}$ | -10 |  | $\begin{aligned} & \mathrm{nA} \\ & \mu \mathrm{~A} \end{aligned}$ |
| CONTROL INPUTS |  |  |  |  |  |  |
| $\mathrm{V}_{\text {IN(1) }}$ | Logical "1" Input Voltage |  | $\mathrm{V}_{\mathrm{CC}}$-1.5 |  |  | V |
| $\mathrm{V}_{\text {IN }(0)}$ | Logical "0" Input Voltage |  |  |  | 1.5 | V |
| $\mathrm{I}_{\operatorname{IN}(1)}$ | Logical "1" Input Current (The Control Inputs) | $\mathrm{V}_{\text {IN }}=15 \mathrm{~V}$ |  |  | 1.0 | $\mu \mathrm{A}$ |
| $\mathrm{I}_{\mathrm{IN}(0)}$ | Logical "0" Input Current (The Control Inputs) | $\mathrm{V}_{\text {IN }}=0$ | -1.0 |  |  | $\mu \mathrm{A}$ |
| $\mathrm{I}_{\mathrm{CC}}$ | Supply Current | $\mathrm{f}_{\mathrm{CLK}}=640 \mathrm{kHz}$ |  | 0.3 | 3.0 | mA |

## Electrical Characteristics (Continued)

Digital Levels and DC Specifications: ADC0808CCN, ADC0808CCV, ADC0809CCN and ADC0809CCV, 4.75 $\leq \mathrm{V}_{\mathrm{CC}} \leq 5.25 \mathrm{~V}$, $-40^{\circ} \mathrm{C} \leq T_{A} \leq+85^{\circ} \mathrm{C}$ unless otherwise noted

| Symbol | Parameter | Conditions | Min | Typ | Max | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| DATA OUTPUTS AND EOC (INTERRUPT) |  |  |  |  |  |  |


|  |  |  |  |  |  |  |
| :--- | :--- | :--- | :--- | :--- | :---: | :---: |
| $\mathrm{V}_{\text {OUT }(1)}$ | Logical "1" Output Voltage | $\mathrm{V}_{\mathrm{CC}}=4.75 \mathrm{~V}$ <br> $\mathrm{I}_{\mathrm{OUT}}=-360 \mu \mathrm{~A}$ <br> $\mathrm{I}_{\mathrm{OUT}}=-10 \mu \mathrm{~A}$ |  | $\mathbf{2 . 4}$ |  | $\mathrm{~V}(\mathrm{~min})$ |
|  |  | $\mathrm{I}_{\mathrm{O}}=1.6 \mathrm{~mA}$ | $\mathbf{4 . 5}$ |  | $\mathrm{~V}(\mathrm{~min})$ |  |
| $\mathrm{V}_{\text {OUT }(0)}$ | Logical "0" Output Voltage |  |  | 0.45 | V |  |
| $\mathrm{~V}_{\text {OUT }(0)}$ | Logical "0" Output Voltage EOC | $\mathrm{I}_{\mathrm{O}}=1.2 \mathrm{~mA}$ |  | 0.45 | V |  |
| $\mathrm{I}_{\text {OUT }}$ | TRI-STATE Output Current | $\mathrm{V}_{\mathrm{O}}=5 \mathrm{~V}$ |  |  |  |  |
| $\mathrm{~V}_{\mathrm{O}}=0$ | -3 |  | 3 | $\mu \mathrm{~A}$ |  |  |

## Electrical Characteristics

Timing Specifications $\mathrm{V}_{\mathrm{CC}}=\mathrm{V}_{\operatorname{REF}(+)}=5 \mathrm{~V}, \mathrm{~V}_{\operatorname{REF}(-)}=\mathrm{GND}, \mathrm{t}_{\mathrm{r}}=\mathrm{t}_{\mathrm{f}}=20 \mathrm{~ns}$ and $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ unless otherwise noted.

| Symbol | Parameter | Conditions | MIn | Typ | Max | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{t}_{\text {ws }}$ | Minimum Start Pulse Width | (Figure 5) |  | 100 | 200 | ns |
| $t_{\text {WALE }}$ | Minimum ALE Pulse Width | (Figure 5) |  | 100 | 200 | ns |
| $\mathrm{t}_{\text {s }}$ | Minimum Address Set-Up Time | (Figure 5) |  | 25 | 50 | ns |
| $\mathrm{t}_{\mathrm{H}}$ | Minimum Address Hold Time | (Figure 5) |  | 25 | 50 | ns |
| $t_{\text {D }}$ | Analog MUX Delay Time From ALE | $\mathrm{R}_{\mathrm{S}}=0 \Omega$ (Figure 5) |  | 1 | 2.5 | $\mu \mathrm{s}$ |
| $\mathrm{t}_{\mathrm{H} 1}, \mathrm{t}_{\mathrm{HO}}$ | OE Control to Q Logic State | $\mathrm{C}_{\mathrm{L}}=50 \mathrm{pF}, \mathrm{R}_{\mathrm{L}}=10 \mathrm{k}$ (Figure 8) |  | 125 | 250 | ns |
| $\mathrm{t}_{1 \mathrm{H}}, \mathrm{t}_{\text {OH }}$ | OE Control to Hi-Z | $\mathrm{C}_{\mathrm{L}}=10 \mathrm{pF}, \mathrm{R}_{\mathrm{L}}=10 \mathrm{k}$ (Figure 8) |  | 125 | 250 | ns |
| $\mathrm{t}_{\mathrm{c}}$ | Conversion Time | $\mathrm{f}_{\mathrm{c}}=640 \mathrm{kHz}$, (Figure 5) (Note 7) | 90 | 100 | 116 | $\mu \mathrm{s}$ |
| $\mathrm{f}_{\mathrm{c}}$ | Clock Frequency |  | 10 | 640 | 1280 | kHz |
| $\mathrm{t}_{\text {EOC }}$ | EOC Delay Time | (Figure 5) | 0 |  | $8+2 \mu \mathrm{~S}$ | Clock <br> Periods |
| $\mathrm{C}_{\text {IN }}$ | Input Capacitance | At Control Inputs |  | 10 | 15 | pF |
| $\mathrm{C}_{\text {OUT }}$ | TRI-STATE Output Capacitance | At TRI-STATE Outputs |  | 10 | 15 | pF |

Note 1: Absolute Maximum Ratings indicate limits beyond which damage to the device may occur. DC and AC electrical specifications do not apply when operating the device beyond its specified operating conditions.
Note 2: All voltages are measured with respect to GND, unless othewise specified
Note 3: A zener diode exists, internally, from $V_{C C}$ to $G N D$ and has a typical breakdown voltage of $7 \mathrm{~V}_{\mathrm{DC}}$.
Note 4: Two on-chip diodes are tied to each analog input which will forward conduct for analog input voltages one diode drop below ground or one diode drop greater than the $\mathrm{V}_{\mathrm{CC}} \mathrm{n}$ supply. The spec allows 100 mV forward bias of either diode. This means that as long as the analog $\mathrm{V}_{\mathrm{IN}}$ does not exceed the supply voltage by more than 100 mV , the output code will be correct. To achieve an absolute $0 V_{D C}$ to $5 V_{D C}$ input voltage range will therefore require a minimum supply voltage of $4.900 V_{D C}$ over temperature variations, initial tolerance and loading.
Note 5: Total unadjusted error includes offset, full-scale, linearity, and multiplexer errors. See Figure 3. None of these A/Ds requires a zero or full-scale adjust. However, if an all zero code is desired for an analog input other than 0.0 V , or if a narrow full-scale span exists (for example: 0.5 V to 4.5 V full-scale) the reference voltages can be adjusted to achieve this. See Figure 13.

Note 6: Comparator input current is a bias current into or out of the chopper stabilized comparator. The bias current varies directly with clock frequency and has little emperature dependence (Figure 6). See paragraph 4.0
Note 7: The outputs of the data register are updated one clock cycle before the rising edge of EOC.
Note 8: Human body model, 100 pF discharged through a $1.5 \mathrm{k} \Omega$ resistor.

## Functional Description

Multiplexer. The device contains an 8-channel single-ended analog signal multiplexer. A particular input channel is selected by using the address decoder. Table 1 shows the input states for the address lines to select any channel. The address is latched into the decoder on the low-to-high transition of the address latch enable signal.

TABLE 1.

| SELECTED <br> ANALOG <br> CHANNEL | ADDRESS LINE |  |  |
| :---: | :---: | :---: | :---: |
|  | C | B | A |
| IN0 | L | L | L |
| IN1 | L | L | H |
| IN2 | L | H | L |
| IN3 | L | H | H |
| IN4 | H | L | L |
| IN5 | H | L | H |
| IN6 | H | H | L |
| IN7 | H | H | H |

## CONVERTER CHARACTERISTICS

## The Converter

The heart of this single chip data acquisition system is its 8 -bit analog-to-digital converter. The converter is designed to give fast, accurate, and repeatable conversions over a wide range of temperatures. The converter is partitioned into 3 major sections: the 256R ladder network, the successive approximation register, and the comparator. The converter's digital outputs are positive true.
The 256R ladder network approach (Figure 1) was chosen over the conventional R/2R ladder because of its inherent monotonicity, which guarantees no missing digital codes. Monotonicity is particularly important in closed loop feedback control systems. A non-monotonic relationship can cause oscillations that will be catastrophic for the system. Additionally, the 256R network does not cause load variations on the reference voltage.

The bottom resistor and the top resistor of the ladder network in Figure 1 are not the same value as the remainder of the network. The difference in these resistors causes the output characteristic to be symmetrical with the zero and full-scale points of the transfer curve. The first output transition occurs when the analog signal has reached $+1 / 2$ LSB and succeeding output transitions occur every 1 LSB later up to full-scale.
The successive approximation register (SAR) performs 8 iterations to approximate the input voltage. For any SAR type converter, $n$-iterations are required for an n-bit converter. Figure 2 shows a typical example of a 3-bit converter. In the ADC0808, ADC0809, the approximation technique is extended to 8 bits using the 256R network.
The A/D converter's successive approximation register (SAR) is reset on the positive edge of the start conversion (SC) pulse. The conversion is begun on the falling edge of the start conversion pulse. A conversion in process will be interrupted by receipt of a new start conversion pulse. Continuous conversion may be accomplished by tying the end-of-conversion (EOC) output to the SC input. If used in this mode, an external start conversion pulse should be applied after power up. End-of-conversion will go low between 0 and 8 clock pulses after the rising edge of start conversion.
The most important section of the A/D converter is the comparator. It is this section which is responsible for the ultimate accuracy of the entire converter. It is also the comparator drift which has the greatest influence on the repeatability of the device. A chopper-stabilized comparator provides the most effective method of satisfying all the converter requirements.

The chopper-stabilized comparator converts the DC input signal into an AC signal. This signal is then fed through a high gain $A C$ amplifier and has the DC level restored. This technique limits the drift component of the amplifier since the drift is a DC component which is not passed by the AC amplifier. This makes the entire A/D converter extremely insensitive to temperature, long term drift and input offset errors. Figure 4 shows a typical error curve for the ADC0808 as measured using the procedures outlined in AN-179.


## Timing Diagram



FIGURE 5.

## Typical Performance Characteristics



FIGURE 6. Comparator $\mathrm{I}_{\mathrm{IN}}$ vs $\mathrm{V}_{\mathrm{IN}}$
$\left(\mathrm{V}_{\mathrm{CC}}=\mathrm{V}_{\mathrm{REF}}=5 \mathrm{~V}\right)$


FIGURE 7. Multiplexer $\mathrm{R}_{\mathrm{ON}}$ vs $\mathrm{V}_{\mathrm{IN}}$ $\left(\mathrm{V}_{\mathrm{CC}}=\mathrm{V}_{\mathrm{REF}}=5 \mathrm{~V}\right)$

## TRI-STATE Test Circuits and Timing Diagrams



## Applications Information

OPERATION

### 1.0 RATIOMETRIC CONVERSION

The ADC0808, ADC0809 is designed as a complete Data Acquisition System (DAS) for ratiometric conversion systems. In ratiometric systems, the physical variable being measured is expressed as a percentage of full-scale which is not necessarily related to an absolute standard. The voltage input to the ADC0808 is expressed by the equation

$$
\frac{V_{I N}}{V_{f s}-V_{Z}}=\frac{D_{X}}{D_{M A X}-D_{M I N}}
$$

$\mathrm{V}_{\text {IN }}=$ Input voltage into the ADC0808
$\mathrm{V}_{\mathrm{fs}}=$ Full-scale voltage
$\mathrm{V}_{\mathrm{Z}}=$ Zero voltage

## $D_{\mathrm{x}}=$ Data point being measured <br> $\mathrm{D}_{\text {MAX }}=$ Maximum data limit <br> $\mathrm{D}_{\text {MIN }}=$ Minimum data limit

A good example of a ratiometric transducer is a potentiometer used as a position sensor. The position of the wiper is directly proportional to the output voltage which is a ratio of the full-scale voltage across it. Since the data is represented as a proportion of full-scale, reference requirements are greatly reduced, eliminating a large source of error and cost for many applications. A major advantage of the ADC0808, ADC0809 is that the input voltage range is equal to the supply range so the transducers can be connected directly across the supply and their outputs connected directly into the multiplexer inputs, (Figure 9).
Ratiometric transducers such as potentiometers, strain gauges, thermistor bridges, pressure transducers, etc., are suitable for measuring proportional relationships; however, many types of measurements must be referred to an absolute standard such as voltage or current. This means a sys-

## Applications Information (Continued)

tem reference must be used which relates the full-scale voltage to the standard volt. For example, if $\mathrm{V}_{\mathrm{CC}}=\mathrm{V}_{\mathrm{REF}}=5.12 \mathrm{~V}$, then the full-scale range is divided into 256 standard steps. The smallest standard step is 1 LSB which is then 20 mV .

### 2.0 RESISTOR LADDER LIMITATIONS

The voltages from the resistor ladder are compared to the selected into 8 times in a conversion. These voltages are coupled to the comparator via an analog switch tree which is referenced to the supply. The voltages at the top, center and bottom of the ladder must be controlled to maintain proper operation.

The top of the ladder, Ref( + ), should not be more positive than the supply, and the bottom of the ladder, Ref(-), should not be more negative than ground. The center of the ladder voltage must also be near the center of the supply because the analog switch tree changes from N -channel switches to P-channel switches. These limitations are automatically satisfied in ratiometric systems and can be easily met in ground referenced systems.
Figure 10 shows a ground referenced system with a separate supply and reference. In this system, the supply must be trimmed to match the reference voltage. For instance, if a 5.12 V is used, the supply should be adjusted to the same voltage within 0.1 V .


FIGURE 9. Ratiometric Conversion System

The ADC0808 needs less than a milliamp of supply current so developing the supply from the reference is readily accomplished. In Figure 11 a ground referenced system is shown which generates the supply from the reference. The buffer shown can be an op amp of sufficient drive to supply the milliamp of supply current and the desired bus drive, or if a capacitive bus is driven by the outputs a large capacitor will supply the transient supply current as seen in Figure 12. The LM301 is overcompensated to insure stability when loaded by the $10 \mu \mathrm{~F}$ output capacitor.

The top and bottom ladder voltages cannot exceed $\mathrm{V}_{\mathrm{Cc}}$ and ground, respectively, but they can be symmetrically less than $\mathrm{V}_{\mathrm{Cc}}$ and greater than ground. The center of the ladder voltage should always be near the center of the supply. The sensitivity of the converter can be increased, (i.e., size of the LSB steps decreased) by using a symmetrical reference system. In Figure 13, a 2.5 V reference is symmetrically centered about $\mathrm{V}_{\mathrm{CC}} / 2$ since the same current flows in identical resistors. This system with a 2.5 V reference allows the LSB bit to be half the size of a 5 V reference system


## Applications Information（Continued）



FIGURE 12．Typical Reference and Supply Circuit


DS005672－27
$R_{A}=R_{B}$
＊Ratiometric transducers

## FIGURE 13．Symmetrically Centered Reference

## 3．0 CONVERTER EQUATIONS

The transition between adjacent codes N and $\mathrm{N}+1$ is given
by：

$$
\begin{equation*}
\mathrm{V}_{\mathrm{IN}}=\left\{\left(\mathrm{V}_{\mathrm{REF}(+)}-\mathrm{V}_{\mathrm{REF}(-)}\right)\left[\frac{\mathrm{N}}{256}+\frac{1}{512}\right] \pm \mathrm{V}_{\mathrm{TUE}}\right\}+\mathrm{V}_{\mathrm{REF}(-)} \tag{2}
\end{equation*}
$$

The center of an output code N is given by：

$$
\begin{equation*}
\mathrm{V}_{\mathrm{IN}}\left\{\left(\mathrm{~V}_{\operatorname{REF}(+)}-\mathrm{V}_{\operatorname{REF}(-))}\left[\frac{\mathrm{N}}{256}\right] \pm \mathrm{V}_{\operatorname{TUE}}\right\}+\mathrm{V}_{\operatorname{REF}(-)}\right. \tag{3}
\end{equation*}
$$

The output code N for an arbitrary input are the integers within the range：
$N=\frac{V_{\text {IN }}-V_{\text {REF }(-)}}{V_{\text {REF }(+)}-V_{\text {REF（ }-)}} \times 256 \pm$ Absolute Accuracy
Where： $\mathrm{V}_{\mathbb{I N}^{N}}=$ Voltage at comparator input
$\mathrm{V}_{\mathrm{REF}(+)}=$ Voltage at $\operatorname{Ref}(+)$
$\mathrm{V}_{\mathrm{REF}(-)}=$ Voltage at $\operatorname{Ref}(-)$
$\mathrm{V}_{\text {TUE }}=$ Total unadjusted error voltage（typically
$\left.\mathrm{V}_{\mathrm{REF}(+)} \div 512\right)$
O) Applications Information (Continued)

### 4.0 ANALOG COMPARATOR INPUTS

The dynamic comparator input current is caused by the periodic switching of on-chip stray capacitances. These are connected alternately to the output of the resistor ladder/ switch tree network and to the comparator input as part of the operation of the chopper stabilized comparator.
The average value of the comparator input current varies directly with clock frequency and with $\mathrm{V}_{\mathrm{IN}}$ as shown in Figure 6.

If no filter capacitors are used at the analog inputs and the signal source impedances are low, the comparator input current should not introduce converter errors, as the transient created by the capacitance discharge will die out before the comparator output is strobed.
If input filter capacitors are desired for noise reduction and signal conditioning they will tend to average out the dynamic comparator input current. It will then take on the characteristics of a DC bias current whose effect can be predicted conventionally.

## Typical Application


*Address latches needed for 8085 and SC/MP interfacing the ADC0808 to a microprocessor
TABLE 2. Microprocessor Interface Table

| PROCESSOR | READ | WRITE | INTERRUPT (COMMENT) |
| :---: | :---: | :---: | :---: |
| 8080 | $\overline{\text { MEMR }}$ | $\overline{\text { MEMW }}$ | INTR (Thru RST Circuit) |
| 8085 | $\overline{\mathrm{RD}}$ | $\overline{\mathrm{WR}}$ | INTR (Thru RST Circuit) |
| Z-80 | $\overline{\mathrm{RD}}$ | $\overline{W R}$ | INT (Thru RST Circuit, Mode 0) |
| SC/MP | NRDS | NWDS | SA (Thru Sense A) |
| 6800 | VMA•¢2•R/W | VMA $\cdot \phi \cdot \overline{\mathrm{R} / \mathrm{W}}$ | $\overline{\text { IRQA }}$ or $\overline{\text { IRQB }}$ (Thru PIA) |

Physical Dimensions inches (millimeters) unless otherwise noted



Molded Chip Carrier (V)
Order Number ADC0808CCV or ADC0809CCV
NS Package Number V28A

\begin{abstract}
LIFE SUPPORT POLICY
NATIONAL'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT AND GENERAL COUNSEL OF NATIONAL SEMICONDUCTOR CORPORATION. As used herein:

1. Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the user.
2. A critical component is any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

| National Semiconductor Corporation | National Semiconductor Europe | National Semiconductor Asia Pacific Customer | National Semiconductor Japan Ltd. |
| :---: | :---: | :---: | :---: |
| Americas | Fax: +49 (0) 1 80-530 8586 | Response Group | Tel: 81-3-5639-7560 |
| Tel: 1-800-272-9959 | Email: europe.support@nsc.com | Tel: 65-2544466 | Fax: 81-3-5639-7507 |
| Fax: 1-800-737-7018 | Deutsch Tel: +49 (0) 1 80-530 8585 | Fax: 65-2504466 |  |
| Email: support@nsc.com | English Tel: +49 (0) 1 80-532 7832 | Email: sea.support@nsc.com |  |
|  | Français Tel: +49 (0) 1 80-532 9358 |  |  |
| www.national.com | Italiano Tel: +49 (0) 1 80-534 1680 |  |  |

