



## AC Electrical Characteristics

The following specifications apply for $\mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V}_{\mathrm{DC}}$ and $\mathrm{T}_{\text {MIN }} \leq \mathrm{T}_{\mathrm{A}} \leq \mathrm{T}_{\text {MAX }}$ unless otherwise specified.

| Symbol | Parameter | Conditions | Min | Typ | Max | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{T}_{\mathrm{C}}$ | Conversion Time | $\mathrm{f}_{\text {CLK }}=640 \mathrm{kHz}$ (Note 6) | 103 |  | 114 | $\mu \mathrm{s}$ |
| $\mathrm{T}_{\mathrm{C}}$ | Conversion Time | (Notes 5, 6) | 66 |  | 73 | $1 / f_{\text {CLK }}$ |
| $\mathrm{f}_{\text {CLK }}$ | Clock Frequency Clock Duty Cycle | $\mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V}$, (Note 5) | $\begin{gathered} 100 \\ 40 \end{gathered}$ | 640 | $\begin{gathered} 1460 \\ 60 \end{gathered}$ | $\begin{gathered} \mathrm{kHz} \\ \% \end{gathered}$ |
| CR | Conversion Rate in Free-Running Mode | $\overline{\text { NTR }}$ tied to $\overline{\mathrm{WR}}$ with $\overline{\mathrm{CS}}=0 \mathrm{~V}_{\mathrm{DC}}, \mathrm{f}_{\mathrm{CLK}}=640 \mathrm{kHz}$ | 8770 |  | 9708 | conv/s |
| $\mathrm{t}_{\mathrm{W}(\mathrm{WR}) \mathrm{L}}$ | Width of $\overline{\text { WR }}$ Input (Start Pulse Width) | $\overline{\mathrm{CS}}=0 \mathrm{~V}_{\mathrm{DC}}$ (Note 7) | 100 |  |  | ns |
| $\mathrm{t}_{\text {ACC }}$ | Access Time (Delay from Falling Edge of $\overline{\mathrm{RD}}$ to Output Data Valid) | $\mathrm{C}_{\mathrm{L}}=100 \mathrm{pF}$ |  | 135 | 200 | ns |
| $\mathrm{t}_{1 \mathrm{H}}, \mathrm{t}_{\mathrm{OH}}$ | TRI-STATE Control (Delay from Rising Edge of $\overline{R D}$ to Hi-Z State) | $\mathrm{C}_{\mathrm{L}}=10 \mathrm{pF}, \mathrm{R}_{\mathrm{L}}=10 \mathrm{k}$ <br> (See TRI-STATE Test Circuits) |  | 125 | 200 | ns |
| $t_{\text {WI }}, t_{\text {RI }}$ | Delay from Falling Edge of $\overline{\mathrm{WR}}$ or $\overline{\mathrm{RD}}$ to Reset of $\overline{\mathrm{NTR}}$ |  |  | 300 | 450 | ns |
| $\mathrm{C}_{\text {IN }}$ | Input Capacitance of Logic Control Inputs |  |  | 5 | 7.5 | pF |

## AC Electrical Characteristics (Continued)

The following specifications apply for $\mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V}_{\mathrm{DC}}$ and $\mathrm{T}_{\text {MIN }} \leq \mathrm{T}_{A} \leq \mathrm{T}_{\text {MAX }}$ unless otherwise specified.

| Symbol | Parameter | Conditions | Min | Typ | Max | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{C}_{\text {Out }}$ | TRI-STATE Output Capacitance (Data Buffers) |  |  | 5 | 7.5 | pF |
| CONTROL INPUTS [Note: CLK IN (Pin 4) is the input of a Schmitt trigger circuit and is therefore specified separately] |  |  |  |  |  |  |
| $\mathrm{V}_{\text {IN }}(1)$ | Logical "1" Input Voltage (Except Pin 4 CLK IN) | $\mathrm{V}_{\mathrm{CC}}=5.25 \mathrm{~V}_{\mathrm{DC}}$ | 2.0 |  | 15 | $\mathrm{V}_{\mathrm{DC}}$ |
| $\mathrm{V}_{\text {IN }}(0)$ | Logical "0" Input Voltage (Except Pin 4 CLK IN) | $\mathrm{V}_{\mathrm{CC}}=4.75 \mathrm{~V}_{\mathrm{DC}}$ |  |  | 0.8 | $\mathrm{V}_{\mathrm{DC}}$ |
| I | Logical "1" Input Current (All Inputs) | $\mathrm{V}_{1 \mathrm{~N}}=5 \mathrm{~V}_{\mathrm{DC}}$ |  | 0.005 | 1 | $\mu A_{D C}$ |
| $\mathrm{I}_{\text {IN }}(0)$ | Logical "0" Input Current (All Inputs) | $\mathrm{V}_{\text {IN }}=0 \mathrm{~V}_{\text {DC }}$ | -1 | -0.005 |  | $\mu A_{D C}$ |


| $\mathrm{V}_{\mathrm{T}^{+}}$ | CLK IN (Pin 4) Positive Going Threshold Voltage |  | 2.7 | 3.1 | 3.5 | $\mathrm{V}_{\mathrm{DC}}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\mathrm{T}^{-}}$ | CLK IN (Pin 4) Negative Going Threshold Voltage |  | 1.5 | 1.8 | 2.1 | $\mathrm{V}_{\mathrm{DC}}$ |
| $\mathrm{V}_{\mathrm{H}}$ | CLK IN (Pin 4) Hysteresis $\left(\mathrm{V}_{\mathrm{T}^{+}}\right)-\left(\mathrm{V}_{\mathrm{T}^{-}}\right)$ |  | 0.6 | 1.3 | 2.0 | $\mathrm{V}_{\mathrm{DC}}$ |
| $\mathrm{V}_{\text {OUT }}(0)$ | Logical "0" CLK R Output Voltage | $\begin{aligned} & \mathrm{I}_{\mathrm{O}}=360 \mu \mathrm{~A} \\ & \mathrm{~V}_{\mathrm{CC}}=4.75 \mathrm{~V}_{\mathrm{DC}} \end{aligned}$ |  |  | 0.4 | $\mathrm{V}_{\mathrm{DC}}$ |
| $\mathrm{V}_{\text {OUT }}(1)$ | Logical "1" CLK R Output Voltage | $\begin{aligned} & \mathrm{I}_{\mathrm{O}}=-360 \mu \mathrm{~A} \\ & \mathrm{~V}_{\mathrm{CC}}=4.75 \mathrm{~V}_{\mathrm{DC}} \end{aligned}$ | 2.4 |  |  | $\mathrm{V}_{\mathrm{DC}}$ |

DATA OUTPUTS AND INTR

| $\mathrm{V}_{\text {OUT }}(0)$ | Logical "0" Output Voltage <br> Data Outputs <br> INTR Output | $\begin{aligned} & \mathrm{I}_{\text {OUT }}=1.6 \mathrm{~mA}, \mathrm{~V}_{\mathrm{CC}}=4.75 \mathrm{~V}_{\mathrm{DC}} \\ & \mathrm{I}_{\text {OUT }}=1.0 \mathrm{~mA}, \mathrm{~V}_{\mathrm{CC}}=4.75 \mathrm{~V}_{\mathrm{DC}} \end{aligned}$ |  |  | $\begin{aligned} & 0.4 \\ & 0.4 \\ & \hline \end{aligned}$ | $\begin{aligned} & \mathrm{V}_{\mathrm{DC}} \\ & \mathrm{~V}_{\mathrm{DC}} \\ & \hline \end{aligned}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\text {OUT }}(1)$ | Logical "1" Output Voltage | $\mathrm{I}_{\mathrm{O}}=-360 \mu \mathrm{~A}, \mathrm{~V}_{\mathrm{CC}}=4.75 \mathrm{~V}_{\mathrm{DC}}$ | 2.4 |  |  | $V_{D C}$ |
| $\mathrm{V}_{\text {OUT }}$ (1) | Logical "1" Output Voltage | $\mathrm{I}_{\mathrm{O}}=-10 \mu \mathrm{~A}, \mathrm{~V}_{\mathrm{CC}}=4.75 \mathrm{~V}_{\mathrm{DC}}$ | 4.5 |  |  | $\mathrm{V}_{\mathrm{DC}}$ |
| $\mathrm{l}_{\text {OUT }}$ | TRI-STATE Disabled Output Leakage (All Data Buffers) | $\begin{aligned} & \mathrm{V}_{\text {OUT }}=0 \mathrm{~V}_{\mathrm{DC}} \\ & \mathrm{~V}_{\text {OUT }}=5 \mathrm{~V}_{\mathrm{DC}} \end{aligned}$ | -3 |  | 3 | $\mu A_{D C}$ $\mu A_{D C}$ |
| $I_{\text {SOURCE }}$ |  | $\mathrm{V}_{\text {Out }}$ Short to Gnd, $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ | 4.5 | 6 |  | $\mathrm{mA}_{\text {DC }}$ |
| $\mathrm{I}_{\text {SINK }}$ |  | $\mathrm{V}_{\text {Out }}$ Short to $\mathrm{V}_{\mathrm{CC}}, \mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ | 9.0 | 16 |  | $\mathrm{mA}_{\mathrm{DC}}$ |
| POWER SUPPLY |  |  |  |  |  |  |
| $\mathrm{I}_{\mathrm{cc}}$ | Supply Current (Includes Ladder Current) <br> ADC0801/02/03/04LCJ/05 ADC0804LCN/LCWM | $\begin{aligned} & \mathrm{f}_{\mathrm{CLK}}=640 \mathrm{kHz}, \\ & \mathrm{~V}_{\mathrm{REF}} / 2=\mathrm{NC}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C} \\ & \text { and } \overline{\mathrm{CS}}=5 \mathrm{~V} \end{aligned}$ |  | $\begin{aligned} & 1.1 \\ & 1.9 \end{aligned}$ | 1.8 2.5 | $\begin{aligned} & \mathrm{mA} \\ & \mathrm{~mA} \end{aligned}$ |

Note 1: Absolute Maximum Ratings indicate limits beyond which damage to the device may occur. DC and AC electrical specifications do not apply when operating the device beyond its specified operating conditions.
Note 2: All voltages are measured with respect to Gnd, unless otherwise specified. The separate A Gnd point should always be wired to the D Gnd.
Note 3: A zener diode exists, internally, from $V_{C C}$ to $G$ nd and has a typical breakdown voltage of $7 \mathrm{~V}_{\mathrm{DC}}$.
Note 4: For $\mathrm{V}_{\operatorname{IN}}(-) \geq \mathrm{V}_{\operatorname{IN}}(+)$ the digital output code will be 00000000 . Two on-chip diodes are tied to each analog input (see block diagram) which will forward conduct for analog input voltages one diode drop below ground or one diode drop greater than the $\mathrm{V}_{\mathrm{CC}}$ supply. Be careful, during testing at low $\mathrm{V}_{\mathrm{CC}}$ levels ( 4.5 V ), as high level analog inputs ( 5 V ) can cause this input diode to conduct-especially at elevated temperatures, and cause errors for analog inputs near full-scale. The spec allows 50 mV forward bias of either diode. This means that as long as the analog $\mathrm{V}_{\mathrm{IN}}$ does not exceed the supply voltage by more than 50 mV , the output code will be correct. To achieve an absolute $0 \mathrm{~V}_{\mathrm{DC}}$ to $5 \mathrm{~V}_{\mathrm{DC}}$ input voltage range will therefore require a minimum supply voltage of $4.950 \mathrm{~V}_{\mathrm{DC}}$ over temperature variations, initial tolerance and loading.
Note 5: Accuracy is guaranteed at $\mathrm{f}_{\mathrm{CLK}}=640 \mathrm{kHz}$. At higher clock frequencies accuracy can degrade. For lower clock frequencies, the duty cycle limits can be extended so long as the minimum clock high time interval or minimum clock low time interval is no less than 275 ns
Note 6: With an asynchronous start pulse, up to 8 clock periods may be required before the internal clock phases are proper to start the conversion process. The start request is internally latched, see Figure 4 and section 2.0

## AC Electrical Characteristics (Continued)

Note 7: The $\overline{\mathrm{CS}}$ input is assumed to bracket the $\overline{\mathrm{WR}}$ strobe input and therefore timing is dependent on the $\overline{\mathrm{WR}}$ pulse width. An arbitrarily wide pulse width will hold the converter in a reset mode and the start of conversion is initiated by the low to high transition of the $\overline{W R}$ pulse (see timing diagrams).
Note 8: None of these A/Ds requires a zero adjust (see section 2.5.1). To obtain zero code at other analog input voltages see section 2.5 and Figure 7.
Note 9: The $\mathrm{V}_{\text {REF }} / 2$ pin is the center point of a two-resistor divider connected from $\mathrm{V}_{\mathrm{Cc}}$ to ground. In all versions of the ADC0801, ADC0802, ADC0803, and ADC0805, and in the ADC0804LCJ, each resistor is typically $16 \mathrm{k} \Omega$. In all versions of the ADC0804 except the ADC0804LCJ, each resistor is typically $2.2 \mathrm{k} \Omega$. Note 10: Human body model, 100 pF discharged through a $1.5 \mathrm{k} \Omega$ resistor.

## Typical Performance Characteristics


$f_{\text {clk }}$ vs. Clock Capacitor


Delay From Falling Edge of
RD to Output Data Valid
vs. Load Capacitance


Full-Scale Error vs Conversion Time


Power Supply Current vs Temperature (Note 9)


DS005671-45

CLK IN Schmitt Trip Levels
vs. Supply Voltage


Effect of Unadjusted Offset Error vs. $\mathrm{V}_{\text {REF }} / 2$ Voltage


DS005671-43


Output Current vs
Temperature



Timing Diagrams (All timing is measured from the $50 \%$ voltage points) (Continued)


Note: Read strobe must occur 8 clock periods $\left(8 / \mathrm{f}_{\text {CLK }}\right)$ after assertion of interrupt to guarantee reset of $\overline{\mathrm{INTR}}$
DS005671-52
Typical Applications


Note: before using caps at $\mathrm{V}_{\mathrm{IN}}$ or $\mathrm{V}_{\text {REF }} / 2$, see section 2.3.2 Input Bypass Capacitors.




Typical Applications (Continued)

Operating with "Automotive" Ratiometric Transducers



Ratiometric with $\mathrm{V}_{\text {REF }} / 2$ Forced

${ }^{*} \mathrm{~V}_{\text {IN }}(-)=0.15 \mathrm{~V}_{\mathrm{CC}}$
$15 \%$ of $V_{C C} \leq V_{X D R} \leq 85 \%$ of $V_{C C}$
$\mu$ P Compatible Differential-Input Comparator with Pre-Set $\mathrm{V}_{\text {os }}$ (with or without Hysteresis)

*See Figure 5 to select $R$ value
DB7="1" for $\mathrm{V}_{\mathrm{IN}}(+)>\mathrm{V}_{\mathrm{IN}}(-)+\left(\mathrm{V}_{\mathrm{REF}} / 2\right)$
Omit circuitry within the dotted area if
hysteresis is not needed




Typical Applications (Continued)

$\mathrm{f}_{\mathrm{C}}=20 \mathrm{~Hz}$
Uses Chebyshev implementation for steeper roll-off unity-gain, 2nd order,
low-pass filter
Adding a separate filter for each channel increases system response time if an analog multiplexer is used

Output Buffers with A/D Data Enabled
宛路


Increasing Bus Drive and/or Reducing Time on Bus
*Allows output data to set-up at falling edge of $\overline{\mathrm{CS}}$


rder,


## Functional Description

(Continued)
Figure 2 shows a worst case error plot for the ADC0801. All center-valued inputs are guaranteed to produce the correct output codes and the adjacent risers are guaranteed to be no closer to the center-value points than $\pm 1 / 4 \mathrm{LSB}$. In other words, if we apply an analog input equal to the center-value $\pm 1 / 4$ LSB, we guarantee that the A/D will produce the correct digital code. The maximum range of the position of the code transition is indicated by the horizontal arrow and it is guaranteed to be no more than $1 / 2$ LSB.

The error curve of Figure 3 shows a worst case error plot for the ADC0802. Here we guarantee that if we apply an analog input equal to the LSB analog voltage center-value the A/D will produce the correct digital code.

Next to each transfer function is shown the corresponding error plot. Many people may be more familiar with error plots than transfer functions. The analog input voltage to the A/D is provided by either a linear ramp or by the discrete output steps of a high resolution DAC. Notice that the error is continuously displayed and includes the quantization uncertainty of the A/D. For example the error at point 1 of Figure 1 is $+1 / 2$ LSB because the digital code appeared $1 / 2$ LSB in advance of the center-value of the tread. The error plots always have a constant negative slope and the abrupt upside steps are always 1 LSB in magnitude.



Error Plot

DS005671-82
FIGURE 1. Clarifying the Error Specs of an A/D Converter Accuracy $= \pm 0$ LSB: A Perfect A/D


FIGURE 2. Clarifying the Error Specs of an A/D Converter Accuracy $= \pm 1 / 4$ LSB

Functional Description (Continued)



DS005671-86

FIGURE 3. Clarifying the Error Specs of an A/D Converter Accuracy $= \pm 1 / 2$ LSB

### 2.0 FUNCTIONAL DESCRIPTION

The ADC0801 series contains a circuit equivalent of the 256R network. Analog switches are sequenced by successive approximation logic to match the analog difference input voltage $\left[\mathrm{V}_{\mathbb{I N}}(+)-\mathrm{V}_{\mathbb{I N}}(-)\right]$ to a corresponding tap on the $R$ network. The most significant bit is tested first and after 8 comparisons (64 clock cycles) a digital 8-bit binary code (1111 1111 = full-scale) is transferred to an output latch and then an interrupt is asserted (INTR makes a high-to-low transition). A conversion in process can be interrupted by issuing a second start command. The device may be operated in the free-running mode by connecting INTR to the WR input with $\overline{\mathrm{CS}}=0$. To ensure start-up under all possible conditions, an external $\overline{W R}$ pulse is required during the first power-up cycle.
On the high-to-low transition of the $\overline{W R}$ input the internal SAR latches and the shift register stages are reset. As long as the $\overline{\mathrm{CS}}$ input and $\overline{\mathrm{WR}}$ input remain low, the A/D will remain in a reset state. Conversion will start from 1 to 8 clock periods after at least one of these inputs makes a low-to-high transition.

A functional diagram of the A/D converter is shown in Figure 4. All of the package pinouts are shown and the major logic control paths are drawn in heavier weight lines.
The converter is started by having $\overline{\mathrm{CS}}$ and $\overline{\mathrm{WR}}$ simultaneously low. This sets the start flip-flop (F/F) and the resulting " 1 " level resets the 8 -bit shift register, resets the Interrupt (INTR) F/F and inputs a " 1 " to the D flop, F/F1, which is at the input end of the 8 -bit shift register. Internal clock signals then transfer this "1" to the Q output of F/F1. The AND gate, G1, combines this " 1 " output with a clock signal to provide a reset signal to the start $F / F$. If the set signal is no longer present (either $\overline{W R}$ or $\overline{\mathrm{CS}}$ is a " 1 ") the start F/F is reset and the 8 -bit shift register then can have the " 1 " clocked in, which starts the conversion process. If the set signal were to still be present, this reset pulse would have no effect (both outputs of the start F/F would momentarily be at a "1" level) and the 8 -bit shift register would continue to be held in the reset mode. This logic therefore allows for wide $\overline{C S}$ and $\overline{W R}$ signals and the converter will start after at least one of these signals returns high and the internal clocks again provide a reset signal for the start F/F.

Functional Description (Continued)


DS005671-13
Note 13: $\overline{\mathrm{CS}}$ shown twice for clarity
Note 14: SAR = Successive Approximation Register.

## FIGURE 4. Block Diagram

After the " 1 " is clocked through the 8 -bit shift register (which completes the SAR search) it appears as the input to the D-type latch, LATCH 1. As soon as this " 1 " is output from the shift register, the AND gate, G2, causes the new digital word to transfer to the TRI-STATE output latches. When LATCH 1 is subsequently enabled, the Q output makes a high-to-low transition which causes the INTR F/F to set. An inverting buffer then supplies the INTR input signal.
Note that this $\overline{\text { SET }}$ control of the INTR F/F remains low for 8 of the external clock periods (as the internal clocks run at $1 / 8$ of the frequency of the external clock). If the data output is continuously enabled ( $\overline{\mathrm{CS}}$ and $\overline{\mathrm{RD}}$ both held low), the INTR output will still signal the end of conversion (by a high-to-low transition), because the SET input can control the Q output of the INTR F/F even though the RESET input is constantly at a " 1 " level in this operating mode. This INTR output will therefore stay low for the duration of the SET signal, which is 8 periods of the external clock frequency (assuming the A/D is not started during this interval).
When operating in the free-running or continuous conversion mode (INTR pin tied to $\overline{\mathrm{WR}}$ and $\overline{\mathrm{CS}}$ wired low - see also section 2.8), the START F/F is SET by the high-to-low transition of the INTR signal. This resets the SHIFT REGISTER
which causes the input to the D-type latch, LATCH 1, to go low. As the latch enable input is still present, the $\bar{Q}$ output will go high, which then allows the INTR F/F to be RESET. This reduces the width of the resulting $\overline{\text { INTR }}$ output pulse to only a few propagation delays (approximately 300 ns ).
When data is to be read, the combination of both $\overline{\mathrm{CS}}$ and $\overline{\mathrm{RD}}$ being low will cause the INTR F/F to be reset and the TRI-STATE output latches will be enabled to provide the 8 -bit digital outputs.

### 2.1 Digital Control Inputs

The digital control inputs ( $\overline{\mathrm{CS}}, \overline{\mathrm{RD}}$, and $\overline{\mathrm{WR}}$ ) meet standard $\mathrm{T}^{2} \mathrm{~L}$ logic voltage levels. These signals have been renamed when compared to the standard A/D Start and Output Enable labels. In addition, these inputs are active low to allow an easy interface to microprocessor control busses. For non-microprocessor based applications, the $\overline{\mathrm{CS}}$ input (pin 1) can be grounded and the standard A/D Start function is obtained by an active low pulse applied at the WR input (pin 3) and the Output Enable function is caused by an active low pulse at the $\overline{\mathrm{RD}}$ input (pin 2).

## Functional Description (Continued)

### 2.2 Analog Differential Voltage Inputs and

 Common-Mode RejectionThis A/D has additional applications flexibility due to the analog differential voltage input. The $\mathrm{V}_{\mathrm{IN}}(-)$ input (pin 7) can be used to automatically subtract a fixed voltage value from the input reading (tare correction). This is also useful in $4 \mathrm{~mA}-20$ mA current loop conversion. In addition, common-mode noise can be reduced by use of the differential input.
The time interval between sampling $\mathrm{V}_{\text {IN }}(+)$ and $\mathrm{V}_{\text {IN }}(-)$ is $4-1 / 2$ clock periods. The maximum error voltage due to this slight time difference between the input voltage samples is given by:

$$
\Delta \mathrm{V}_{\mathrm{e}}(\mathrm{MAX})=\left(\mathrm{V}_{\mathrm{P}}\right)\left(2 \pi \mathrm{f}_{\mathrm{Cm}}\right)\left(\frac{4.5}{\mathrm{f}_{\mathrm{CLK}}}\right)
$$

where:
$\Delta \mathrm{V}_{\mathrm{e}}$ is the error voltage due to sampling delay
$V_{P}$ is the peak value of the common-mode voltage
$\mathrm{f}_{\mathrm{cm}}$ is the common-mode frequency
As an example, to keep this error to $1 / 4$ LSB ( $\sim 5 \mathrm{mV}$ ) when operating with a 60 Hz common-mode frequency, $f_{\mathrm{cm}}$, and using a 640 kHz A/D clock, $\mathrm{f}_{\text {CLK }}$, would allow a peak value of the common-mode voltage, $\mathrm{V}_{\mathrm{P}}$, which is given by:

$$
V_{P}=\frac{\left[\Delta V_{e(M A X)}\left(f_{C L K}\right)\right]}{\left(2 \pi f_{\mathrm{cm}}\right)(4.5)}
$$

or

$$
V_{P}=\frac{\left(5 \times 10^{-3}\right)\left(640 \times 10^{3}\right)}{(6.28)(60)(4.5)}
$$

## which gives

$$
\mathrm{V}_{\mathrm{P}} \cong 1.9 \mathrm{~V} .
$$

The allowed range of analog input voltages usually places more severe restrictions on input common-mode noise levels.
An analog input voltage with a reduced span and a relatively large zero offset can be handled easily by making use of the differential input (see section 2.4 Reference Voltage).

### 2.3 Analog Inputs

### 2.3 1 Input Current

## Normal Mode

Due to the internal switching action, displacement currents will flow at the analog inputs. This is due to on-chip stray capacitance to ground as shown in Figure 5.

ron of SW 1 and $\mathrm{SW} 2 \cong 5 \mathrm{k} \Omega$
$r=r_{\text {ON }} \mathrm{C}_{\text {STRAY }} \cong 5 \mathrm{k} \Omega \times 12 \mathrm{pF}=60 \mathrm{~ns}$

## FIGURE 5. Analog Input Impedance

The voltage on this capacitance is switched and will result in currents entering the $\mathrm{V}_{\mathrm{IN}}(+)$ input pin and leaving the $\mathrm{V}_{\mathrm{IN}}(-)$ input which will depend on the analog differential input voltage levels. These current transients occur at the leading edge of the internal clocks. They rapidly decay and do not cause errors as the on-chip comparator is strobed at the end of the clock period.

## Fault Mode

If the voltage source applied to the $\mathrm{V}_{\mathrm{IN}}(+)$ or $\mathrm{V}_{\mathrm{IN}}(-)$ pin exceeds the allowed operating range of $\mathrm{V}_{\mathrm{CC}}+50 \mathrm{mV}$, large input currents can flow through a parasitic diode to the $\mathrm{V}_{\mathrm{Cc}}$ pin. If these currents can exceed the 1 mA max allowed spec, an external diode ( 1 N 914 ) should be added to bypass this current to the $\mathrm{V}_{\mathrm{CC}}$ pin (with the current bypassed with this diode, the voltage at the $\mathrm{V}_{\mathrm{IN}}(+)$ pin can exceed the $\mathrm{V}_{\mathrm{CC}}$ voltage by the forward voltage of this diode).

### 2.3.2 Input Bypass Capacitors

Bypass capacitors at the inputs will average these charges and cause a DC current to flow through the output resistances of the analog signal sources. This charge pumping action is worse for continuous conversions with the $\mathrm{V}_{\text {IN }}(+)$ input voltage at full-scale. For continuous conversions with a 640 kHz clock frequency with the $\mathrm{V}_{\mathrm{IN}}(+)$ input at 5 V , this DC current is at a maximum of approximately $5 \mu \mathrm{~A}$. Therefore, bypass capacitors should not be used at the analog inputs or the $V_{R E F} / 2$ pin for high resistance sources ( $>1 \mathrm{k} \Omega$ ). If input bypass capacitors are necessary for noise filtering and high source resistance is desirable to minimize capacitor size, the detrimental effects of the voltage drop across this input resistance, which is due to the average value of the input current, can be eliminated with a full-scale adjustment while the given source resistor and input bypass capacitor are both in place. This is possible because the average value of the input current is a precise linear function of the differential input voltage.

### 2.3.3 Input Source Resistance

Large values of source resistance where an input bypass capacitor is not used, will not cause errors as the input currents settle out prior to the comparison time. If a low pass filter is required in the system, use a low valued series resistor ( $\leq 1 \mathrm{k} \Omega$ ) for a passive RC section or add an op amp RC active low pass filter. For low source resistance applications, ( $\leq 1 \mathrm{k} \Omega$ ), a $0.1 \mu \mathrm{~F}$ bypass capacitor at the inputs will prevent noise pickup due to series lead inductance of a long wire. A

## Functional Description (Continued)

$100 \Omega$ series resistor can be used to isolate this capacitor - both the R and C are placed outside the feedback loop - from the output of an op amp, if used.

### 2.3.4 Noise

The leads to the analog inputs (pins 6 and 7) should be kept as short as possible to minimize input noise coupling. Both noise and undesired digital clock coupling to these inputs can cause system errors. The source resistance for these inputs should, in general, be kept below $5 \mathrm{k} \Omega$. Larger values of source resistance can cause undesired system noise pickup. Input bypass capacitors, placed from the analog inputs to ground, will eliminate system noise pickup but can create analog scale errors as these capacitors will average the transient input switching currents of the A/D (see section 2.3.1.). This scale error depends on both a large source resistance and the use of an input bypass capacitor. This error can be eliminated by doing a full-scale adjustment of the A/D (adjust $\mathrm{V}_{\text {REF }} / 2$ for a proper full-scale reading - see section 2.5.2 on Full-Scale Adjustment) with the source resistance and input bypass capacitor in place.

### 2.4 Reference Voltage

### 2.4.1 Span Adjust

For maximum applications flexibility, these $\mathrm{A} / \mathrm{Ds}$ have been designed to accommodate a $5 \mathrm{~V}_{\mathrm{DC}}, 2.5 \mathrm{~V}_{\mathrm{DC}}$ or an adjusted voltage reference. This has been achieved in the design of the IC as shown in Figure 6.


Figure 6. The $\mathrm{V}_{\text {Reference }}$ Design on the IC

Notice that the reference voltage for the IC is either $1 / 2$ of the voltage applied to the $\mathrm{V}_{\mathrm{CC}}$ supply pin, or is equal to the voltage that is externally forced at the $\mathrm{V}_{\text {REF }} / 2$ pin. This allows for a ratiometric voltage reference using the $\mathrm{V}_{\mathrm{CC}}$ supply, a 5 $V_{D C}$ reference voltage can be used for the $V_{C C}$ supply or a voltage less than $2.5 \mathrm{~V}_{\mathrm{DC}}$ can be applied to the $\mathrm{V}_{\text {REF }} / 2$ input for increased application flexibility. The internal gain to the $\mathrm{V}_{\mathrm{REF}} / 2$ input is 2 , making the full-scale differential input voltage twice the voltage at pin 9 .
An example of the use of an adjusted reference voltage is to accommodate a reduced span - or dynamic voltage range of the analog input voltage. If the analog input voltage were to range from $0.5 \mathrm{~V}_{\mathrm{DC}}$ to $3.5 \mathrm{~V}_{\mathrm{DC}}$, instead of 0 V to $5 \mathrm{~V}_{\mathrm{DC}}$, the span would be 3 V as shown in Figure 7. With $0.5 \mathrm{~V}_{\mathrm{DC}}$ applied to the $\mathrm{V}_{\mathrm{IN}}(-)$ pin to absorb the offset, the reference voltage can be made equal to $1 / 2$ of the 3 V span or $1.5 \mathrm{~V}_{\mathrm{DC}}$. The A/D now will encode the $\mathrm{V}_{\mathrm{IN}}(+)$ signal from 0.5 V to 3.5 V with the 0.5 V input corresponding to zero and the $3.5 \mathrm{~V}_{\mathrm{DC}}$ input corresponding to full-scale. The full 8 bits of resolution are therefore applied over this reduced analog input voltage range.

### 2.4.2 Reference Accuracy Requirements

The converter can be operated in a ratiometric mode or an absolute mode. In ratiometric converter applications, the magnitude of the reference voltage is a factor in both the output of the source transducer and the output of the A/D converter and therefore cancels out in the final digital output code. The ADC0805 is specified particularly for use in ratiometric applications with no adjustments required. In absolute conversion applications, both the initial value and the temperature stability of the reference voltage are important factors in the accuracy of the A/D converter. For $\mathrm{V}_{\text {REF }} / 2$ voltages of $2.4 \mathrm{~V}_{\mathrm{DC}}$ nominal value, initial errors of $\pm 10 \mathrm{mV}_{\mathrm{DC}}$ will cause conversion errors of $\pm 1$ LSB due to the gain of 2 of the $\mathrm{V}_{\text {REF }} / 2$ input. In reduced span applications, the initial value and the stability of the $\mathrm{V}_{\mathrm{REF}} / 2$ input voltage become even more important. For example, if the span is reduced to 2.5 V , the analog input LSB voltage value is correspondingly reduced from 20 mV (5V span) to 10 mV and 1 LSB at the $\mathrm{V}_{\text {REF }} / 2$ input becomes 5 mV . As can be seen, this reduces the allowed initial tolerance of the reference voltage and requires correspondingly less absolute change with temperature variations. Note that spans smaller than 2.5 V place even tighter requirements on the initial accuracy and stability of the reference source.
In general, the magnitude of the reference voltage will require an initial adjustment. Errors due to an improper value of reference voltage appear as full-scale errors in the A/D transfer function. IC voltage regulators may be used for references if the ambient temperature changes are not excessive. The LM336B 2.5V IC reference diode (from National Semiconductor) has a temperature stability of 1.8 mV typ ( 6 mV max) over $0^{\circ} \mathrm{C} \leq \mathrm{T}_{\mathrm{A}} \leq+70^{\circ} \mathrm{C}$. Other temperature range parts are also available.

## Functional Description (Continued)



*Add if $\mathrm{V}_{\mathrm{REF}} / 2 \leq 1 \mathrm{~V}_{\mathrm{DC}}$ with LM358 to draw 3 mA to ground.
b) Accommodating an Analog Input from 0.5 V (Digital Out $=00_{\text {HEX }}$ ) to 3.5 V (Digital Out $=\mathrm{FF}_{\text {HEX }}$ )

FIGURE 7. Adapting the A/D Analog Input Voltages to Match an Arbitrary Input Signal Range

### 2.5 Errors and Reference Voltage Adjustments

### 2.5.1 Zero Error

The zero of the A/D does not require adjustment. If the minimum analog input voltage value, $\mathrm{V}_{\operatorname{IN}(\mathrm{MIN})}$, is not ground, a zero offset can be done. The converter can be made to output 00000000 digital code for this minimum input voltage by biasing the $A / D V_{I N}(-)$ input at this $\mathrm{V}_{\mathrm{IN}(\mathrm{MIN})}$ value (see Applications section). This utilizes the differential mode operation of the A/D.
The zero error of the A/D converter relates to the location of the first riser of the transfer function and can be measured by grounding the $\mathrm{V}_{\mathrm{IN}}(-)$ input and applying a small magnitude positive voltage to the $\mathrm{V}_{\mathrm{IN}}(+)$ input. Zero error is the difference between the actual DC input voltage that is necessary to just cause an output digital code transition from 00000000 to 00000001 and the ideal $1 / 2 \mathrm{LSB}$ value $(1 / 2 \mathrm{LSB}=9.8 \mathrm{mV}$ for $\left.\mathrm{V}_{\mathrm{REF}} / 2=2.500 \mathrm{~V}_{\mathrm{DC}}\right)$.

### 2.5.2 Full-Scale

The full-scale adjustment can be made by applying a differential input voltage that is $11 / 2$ LSB less than the desired analog full-scale voltage range and then adjusting the magnitude of the $\mathrm{V}_{\text {REF }} / 2$ input (pin 9 or the $\mathrm{V}_{\mathrm{CC}}$ supply if pin 9 is not used) for a digital output code that is just changing from 11111110 to 11111111.

### 2.5.3 Adjusting for an Arbitrary Analog Input Voltage

 RangeIf the analog zero voltage of the $A / D$ is shifted away from ground (for example, to accommodate an analog input signal that does not go to ground) this new zero reference should be properly adjusted first. $\mathrm{A} \mathrm{V}_{\mathrm{IN}}(+)$ voltage that equals this desired zero reference plus $1 / 2$ LSB (where the LSB is calculated for the desired analog span, $1 \mathrm{LSB}=$ analog span/256)
is applied to pin 6 and the zero reference voltage at pin 7 should then be adjusted to just obtain the $00_{\text {HEX }}$ to $01_{\text {HEX }}$ code transition.
The full-scale adjustment should then be made (with the proper $\mathrm{V}_{\mathrm{IN}}(-)$ voltage applied) by forcing a voltage to the $\mathrm{V}_{\mathrm{IN}}(+)$ input which is given by:

$$
\mathrm{V}_{\mathrm{IN}}(+) \text { fs adj }=\mathrm{V}_{\mathrm{MAX}}-1.5\left[\frac{\left(\mathrm{~V}_{\mathrm{MAX}}-\mathrm{V}_{\mathrm{MIN}}\right)}{256}\right]
$$

## where:

$\mathrm{V}_{\mathrm{MAX}}=$ The high end of the analog input range and
$\mathrm{V}_{\text {MIN }}=$ the low end (the offset zero) of the analog range. (Both are ground referenced.)
The $\mathrm{V}_{\mathrm{REF}} / 2$ (or $\mathrm{V}_{\mathrm{CC}}$ ) voltage is then adjusted to provide a code change from $\mathrm{FE}_{\text {HEX }}$ to $\mathrm{FF}_{\text {HEX }}$. This completes the adjustment procedure.

### 2.6 Clocking Option

The clock for the A/D can be derived from the CPU clock or an external RC can be added to provide self-clocking. The CLK IN (pin 4) makes use of a Schmitt trigger as shown in Figure 8.

## Functional Description (Continued)


$\mathrm{f}_{\mathrm{CLK}} \cong \frac{1}{1.1 \mathrm{RC}}$
$R \cong 10 \mathrm{k} \Omega$
FIGURE 8. Self-Clocking the A/D
Heavy capacitive or DC loading of the clock R pin should be avoided as this will disturb normal converter operation. Loads less than 50 pF , such as driving up to $7 \mathrm{~A} / \mathrm{D}$ converter clock inputs from a single clock R pin of 1 converter, are allowed. For larger clock line loading, a CMOS or low power TTL buffer or PNP input logic should be used to minimize the loading on the clock R pin (do not use a standard TTL buffer).

### 2.7 Restart During a Conversion

If the $\mathrm{A} / \mathrm{D}$ is restarted ( $\overline{\mathrm{CS}}$ and $\overline{\mathrm{WR}}$ go low and return high) during a conversion, the converter is reset and a new conversion is started. The output data latch is not updated if the conversion in process is not allowed to be completed, therefore the data of the previous conversion remains in this latch. The INTR output simply remains at the " 1 " level.

### 2.8 Continuous Conversions

For operation in the free-running mode an initializing pulse should be used, following power-up, to ensure circuit operation. In this application, the $\overline{\mathrm{CS}}$ input is grounded and the $\overline{\mathrm{WR}}$ input is tied to the INTR output. This WR and INTR node should be momentarily forced to logic low following a power-up cycle to guarantee operation.

### 2.9 Driving the Data Bus

This MOS A/D, like MOS microprocessors and memories, will require a bus driver when the total capacitance of the data bus gets large. Other circuitry, which is tied to the data bus, will add to the total capacitive loading, even in TRI-STATE (high impedance mode). Backplane bussing also greatly adds to the stray capacitance of the data bus.
There are some alternatives available to the designer to handle this problem. Basically, the capacitive loading of the data bus slows down the response time, even though DC specifications are still met. For systems operating with a relatively slow CPU clock frequency, more time is available in which to establish proper logic levels on the bus and therefore higher capacitive loads can be driven (see typical characteristics curves).
At higher CPU clock frequencies time can be extended for I/O reads (and/or writes) by inserting wait states (8080) or using clock extending circuits (6800).
Finally, if time is short and capacitive loading is high, external bus drivers must be used. These can be TRI-STATE buffers
(low power Schottky such as the DM74LS240 series is recommended) or special higher drive current products which are designed as bus drivers. High current bipolar bus drivers with PNP inputs are recommended.

### 2.10 Power Supplies

Noise spikes on the $\mathrm{V}_{\mathrm{Cc}}$ supply line can cause conversion errors as the comparator will respond to this noise. A low inductance tantalum filter capacitor should be used close to the converter $\mathrm{V}_{\mathrm{CC}}$ pin and values of $1 \mu \mathrm{~F}$ or greater are recommended. If an unregulated voltage is available in the system, a separate LM340LAZ-5.0, TO-92, 5V voltage regulator for the converter (and other analog circuitry) will greatly reduce digital noise on the $\mathrm{V}_{\mathrm{CC}}$ supply.

### 2.11 Wiring and Hook-Up Precautions

Standard digital wire wrap sockets are not satisfactory for breadboarding this A/D converter. Sockets on PC boards can be used and all logic signal wires and leads should be grouped and kept as far away as possible from the analog signal leads. Exposed leads to the analog inputs can cause undesired digital noise and hum pickup, therefore shielded leads may be necessary in many applications.
A single point analog ground that is separate from the logic ground points should be used. The power supply bypass capacitor and the self-clocking capacitor (if used) should both be returned to digital ground. Any $\mathrm{V}_{\mathrm{REF}} / 2$ bypass capacitors, analog input filter capacitors, or input signal shielding should be returned to the analog ground point. A test for proper grounding is to measure the zero error of the A/D converter. Zero errors in excess of $1 / 4$ LSB can usually be traced to improper board layout and wiring (see section 2.5.1 for measuring the zero error).

### 3.0 TESTING THE A/D CONVERTER

There are many degrees of complexity associated with testing an A/D converter. One of the simplest tests is to apply a known analog input voltage to the converter and use LEDs to display the resulting digital output code as shown in Figure 9.
For ease of testing, the $\mathrm{V}_{\text {REF }} / 2$ (pin 9) should be supplied with $2.560 \mathrm{~V}_{\mathrm{DC}}$ and a $\mathrm{V}_{\mathrm{CC}}$ supply voltage of $5.12 \mathrm{~V}_{\mathrm{DC}}$ should be used. This provides an LSB value of 20 mV .
If a full-scale adjustment is to be made, an analog input voltage of $5.090 \mathrm{~V}_{\mathrm{DC}}(5.120-11 / 2 \mathrm{LSB})$ should be applied to the $\mathrm{V}_{\mathrm{IN}}(+)$ pin with the $\mathrm{V}_{\mathrm{IN}}(-)$ pin grounded. The value of the $\mathrm{V}_{\text {REF }} / 2$ input voltage should then be adjusted until the digital output code is just changing from 11111110 to 11111111. This value of $\mathrm{V}_{\text {REF }} / 2$ should then be used for all the tests.
The digital output LED display can be decoded by dividing the 8 bits into 2 hex characters, the 4 most significant (MS) and the 4 least significant (LS). Table 1 shows the fractional binary equivalent of these two 4 -bit groups. By adding the voltages obtained from the "VMS" and "VLS" columns in Table 1, the nominal value of the digital display (when $\mathrm{V}_{\text {REF }} / 2=2.560 \mathrm{~V}$ ) can be determined. For example, for an output LED display of 10110110 or $\mathrm{B6}$ (in hex), the voltage values from the table are $3.520+0.120$ or $3.640 \mathrm{~V}_{\mathrm{DC}}$. These voltage values represent the center-values of a perfect A/D converter. The effects of quantization error have to be accounted for in the interpretation of the test results.


FIGURE 9. Basic A/D Tester

For a higher speed test system, or to obtain plotted data, a digital-to-analog converter is needed for the test set-up. An accurate 10-bit DAC can serve as the precision voltage source for the $A / D$. Errors of the $A / D$ under test can be expressed as either analog voltages or differences in 2 digital words.
A basic A/D tester that uses a DAC and provides the error as an analog output voltage is shown in Figure 8. The 2 op amps can be eliminated if a lab DVM with a numerical subtraction feature is available to read the difference voltage, "A-C", directly. The analog input voltage can be supplied by a low frequency ramp generator and an $\mathrm{X}-\mathrm{Y}$ plotter can be used to provide analog error ( Y axis) versus analog input ( X axis).
For operation with a microprocessor or a computer-based test system, it is more convenient to present the errors digitally. This can be done with the circuit of Figure 11, where the output code transitions can be detected as the 10 -bit DAC is incremented. This provides $1 / 4$ LSB steps for the 8 -bit A/D under test. If the results of this test are automatically plotted with the analog input on the X axis and the error (in LSB's) as the Y axis, a useful transfer function of the $\mathrm{A} / \mathrm{D}$ under test results. For acceptance testing, the plot is not necessary and the testing speed can be increased by establishing internal limits on the allowed error for each code.

### 4.0 MICROPROCESSOR INTERFACING

To dicuss the interface with 8080A and 6800 microprocessors, a common sample subroutine structure is used. The microprocessor starts the A/D, reads and stores the results of 16 successive conversions, then returns to the user's program. The 16 data bytes are stored in 16 successive memory locations. All Data and Addresses will be given in hexadecimal form. Software and hardware details are provided separately for each type of microprocessor.
4.1 Interfacing 8080 Microprocessor Derivatives (8048, 8085)

This converter has been designed to directly interface with derivatives of the 8080 microprocessor. The A/D can be mapped into memory space (using standard memory address decoding for $\overline{\mathrm{CS}}$ and the $\overline{\mathrm{MEMR}}$ and $\overline{\text { MEMW }}$ strobes) or it can be controlled as an I/O device by using the $\overline{\mathrm{I} / \mathrm{OR}}$ and $\overline{\mathrm{I} / \mathrm{O} ~ W}$ strobes and decoding the address bits $\mathrm{AO} \rightarrow \mathrm{A} 7$ (or address bits A8 $\rightarrow$ A15 as they will contain the same 8-bit address information) to obtain the $\overline{\mathrm{CS}}$ input. Using the I/O space provides 256 additional addresses and may allow a simpler 8-bit address decoder but the data can only be input to the accumulator. To make use of the additional memory reference instructions, the A/D should be mapped into memory space. An example of an A/D in I/O space is shown in Figure 12.



Functional Description (Continued)

SAMPLE PROGRAM FOR Figure 12 ADC0801-INS8080A CPU INTERFACE

| 0038 | C30003 | RST 7 : | JMP LDDATA |  |
| :---: | :---: | :---: | :---: | :---: |
| - | - | - |  |  |
| 0100 | 210002 | START : | LXI H 0200H | ; HL pair will point to |
|  |  |  |  | ; datastorage locations |
| 0103 | 310004 | RETURN: | LXI SP 0400H | ; Initialize stack pointer (Note 1) |
| 0106 | 7D |  | MOV A, L | ; Test \# of bytes entered |
| 0107 | FE OF |  | CPI OFH | ; If \# = 16. JMP to |
| 0109 | CA 1301 |  | JZ CONT | ; user program |
| O10C | D3 E0 |  | OUT EOH | ; Start A/D |
| Ol0E | FB |  | EI | ; Enable interrupt |
| 010F | 00 | LOOP: | NOP | ; Loop until end of |
| 0110 | C3 OF 01 |  | JMP L00P | ; conversion |
| 0113 | $\bullet$ | CONT : | - |  |
| - | - | - | $\bullet$ |  |
| $\bullet$ | - | (User program to | $\bullet$ |  |
| $\bullet$ | - | process data) | - |  |
| - | - | - | - |  |
| - | $\bullet$ | $\bullet$ | - |  |
| 0300 | DB EO | LD DATA : | IN EOH | ; Load data into accumulator |
| 0302 | 77 |  | MOV M, A | ; Store data |
| 0303 | 23 |  | INX H | ; Increment storage pointer |
| 0304 | C3 0301 |  | JMP RETURN |  |

Note 18: The stack pointer must be dimensioned because a RST 7 instruction pushes the PC onto the stack.
Note 19: All address used were arbitrarily chosen.

The standard control bus signals of the $8080 \overline{\mathrm{CS}}, \overline{\mathrm{RD}}$ and $\overline{\mathrm{WR}}$ ) can be directly wired to the digital control inputs of the $A / D$ and the bus timing requirements are met to allow both starting the converter and outputting the data onto the data bus. A bus driver should be used for larger microprocessor systems where the data bus leaves the PC board and/or must drive capacitive loads larger than 100 pF .

### 4.1.1 Sample 8080A CPU Interfacing Circuitry and Program

The following sample program and associated hardware shown in Figure 12 may be used to input data from the converter to the INS8080A CPU chip set (comprised of the INS8080A microprocessor, the INS8228 system controller and the INS8224 clock generator). For simplicity, the A/D is controlled as an I/O device, specifically an 8-bit bi-directional port located at an arbitrarily chosen port address, E0. The TRI-STATE output capability of the A/D eliminates the need for a peripheral interface device, however address decoding is still required to generate the appropriate CS for the converter.

It is important to note that in systems where the A/D converter is 1 -of- 8 or less I/O mapped devices, no address decoding circuitry is necessary. Each of the 8 address bits (A0 to A7) can be directly used as $\overline{\mathrm{CS}}$ inputs - one for each I/O device.

### 4.1.2 INS8048 Interface

The INS8048 interface technique with the ADC0801 series (see Figure 13) is simpler than the 8080A CPU interface. There are 24 I/O lines and three test input lines in the 8048. With these extra I/O lines available, one of the I/O lines (bit 0 of port 1) is used as the chip select signal to the $A / D$, thus eliminating the use of an external address decoder. Bus control signals $\overline{\mathrm{RD}}, \overline{\mathrm{WR}}$ and $\overline{\mathrm{INT}}$ of the 8048 are tied directly to the A/D. The 16 converted data words are stored at on-chip RAM locations from 20 to $2 F$ (Hex). The $\overline{R D}$ and $\overline{W R}$ signals are generated by reading from and writing into a dummy address, respectively. A sample interface program is shown below.


## Functional Description <br> (Continued)

ing I/O input instructions. For example, MUX channel selection for the A/D can be accomplished with this operating mode.

### 4.3 Interfacing 6800 Microprocessor Derivatives (6502, etc.)

The control bus for the 6800 microprocessor derivatives does not use the $\overline{R D}$ and $\overline{W R}$ strobe signals. Instead it employs a single $\mathrm{R} / \overline{\mathrm{W}}$ line and additional timing, if needed, can be derived fom the $\phi 2$ clock. All I/O devices are memory mapped in the 6800 system, and a special signal, VMA, indicates that the current address is valid. Figure 15 shows an interface schematic where the A/D is memory mapped in the 6800 system. For simplicity, the CS decoding is shown using $1 / 2$ DM8092. Note that in many 6800 systems, an already decoded $\overline{4 / 5}$ line is brought out to the common bus at pin 21. This can be tied directly to the $\overline{C S}$ pin of the A/D, provided that no other devices are addressed at HX ADDR: 4XXX or 5XXX.
The following subroutine performs essentially the same function as in the case of the 8080A interface and it can be called from anywhere in the user's program.
In Figure 16 the ADC0801 series is interfaced to the M6800 microprocessor through (the arbitrarily chosen) Port B of the MC6820 or MC6821 Peripheral Interface Adapter, (PIA). Here the $\overline{C S}$ pin of the A/D is grounded since the PIA is al-
ready memory mapped in the M6800 system and no $\overline{\mathrm{CS}}$ decoding is necessary. Also notice that the A/D output data lines are connected to the microprocessor bus under program control through the PIA and therefore the A/D $\overline{R D}$ pin can be grounded.
A sample interface program equivalent to the previous one is shown below Figure 16. The PIA Data and Control Registers of Port B are located at HEX addresses 8006 and 8007, respectively.

### 5.0 GENERAL APPLICATIONS

The following applications show some interesting uses for the A/D. The fact that one particular microprocessor is used is not meant to be restrictive. Each of these application circuits would have its counterpart using any microprocessor that is desired.
5.1 Multiple ADC0801 Series to MC6800 CPU Interface

To transfer analog data from several channels to a single microprocessor system, a multiple converter scheme presents several advantages over the conventional multiplexer single-converter approach. With the ADC0801 series, the differential inputs allow individual span adjustment for each channel. Furthermore, all analog input channels are sensed simultaneously, which essentially divides the microprocessor's total system servicing time by the number of channels, since all conversions occur simultaneously. This scheme is shown in Figure 17.

Note 20: Numbers in parentheses refer to MC6800 CPU pin out.
Note 21: Number or letters in brackets refer to standard M6800 system common bus code
FIGURE 15. ADC0801-MC6800 CPU Interface


Functional Description (Continued)

SAMPLE PROGRAM FOR Figure 16 ADC0801-MC6820 PIA INTERFACE

| 0010 | CE 0038 | DATAIN | LDX | \#\$0038 | ; Upon $\overline{I R Q}$ low CPU |
| :---: | :---: | :---: | :---: | :---: | :---: |
| 0013 | FFFFF8 |  | STX | \$FFF8 | ; jumps to 0038 |
| 0016 | B6 8006 |  | LDAA | PIAORB | ; Clear possible $\overline{I R Q}$ Plags |
| 0019 | 4F |  | CLRA |  |  |
| 001A | B7 8007 |  | STAA | PIACRB |  |
| 001D | B7 8006 |  | STAA | PIAORB | ; Set Port B as input |
| 0020 | OE |  | CLI |  |  |
| 0021 | C6 34 |  | LDAB | \#\$34 |  |
| 0023 | 863 D |  | LDAA | \#\$3D |  |
| 0025 | F7 8007 | CONVRT | STAB | PIACRB | ; Starts ADC0801 |
| 0028 | B7 8007 |  | STAA | PIACRB |  |
| 002B | 3E |  | WAI |  | ; Wait for interrupt |
| 002C | DE 40 |  | LDX | TEMP1 |  |
| 002E | 8C 020 F |  | CPX | \#\$020F | ; Is final data stored? |
| 0031 | 27 0F |  | BEQ | ENDP |  |
| 0033 | 08 |  | INX |  |  |
| 0034 | DF 40 |  | STX | TEMP1 |  |
| 0036 | 20 ED |  | BRA | CONVRT |  |
| 0038 | DE 40 | INTRPT | LDX | TEMP1 |  |
| 003A | B6 8006 |  | LDAA | PIAORB | ; Read data in |
| 003D | A7 00 |  | STAA | X | ; Store it at X |
| 003F | 3B |  | RTI |  |  |
| 0040 | 0200 | TEMP1 | FDB | \$0200 | ; Starting address for <br> ; data storage |
| 0042 | CE 0200 | ENDP | LDX | \#\$0200 | ; Reinitialize TEMP1 |
| 0045 | DF 40 |  | STX | TEMP1 |  |
| 0047 | 39 |  | RTS |  | ; Return from subroutine |
|  |  | PIAORB | EQU | \$8006 | ; Touser's program |
|  |  | PIACRB | EQU | \$8007 |  |

## DS005671-A2

CPU, starts all the converters simultaneously and waits for the interrupt signal. Upon receiving the interrupt, it reads the converters (from HEX addresses 5000 through 5007) and stores the data successively at (arbitrarily chosen) HEX addresses 0200 to 0207, before returning to the user's program. All CPU registers then recover the original data they had before servicing DATA IN.

### 5.2 Auto-Zeroed Differential Transducer Amplifier and A/D Converter

The differential inputs of the ADC0801 series eliminate the need to perform a differential to single ended conversion for a differential transducer. Thus, one op amp can be eliminated since the differential to single ended conversion is provided by the differential input of the ADC0801 series. In general, a transducer preamp is required to take advantage of the full $A / D$ converter input dynamic range.

The following schematic and sample subroutine (DATA IN) may be used to interface (up to) 8 ADC0801's directly to the MC6800 CPU. This scheme can easily be extended to allow the interface of more converters. In this configuration the converters are (arbitrarily) located at HEX address 5000 in the MC6800 memory space. To save components, the clock signal is derived from just one RC pair on the first converter. This output drives the other A/Ds.
All the converters are started simultaneously with a STORE instruction at HEX address 5000. Note that any other HEX address of the form 5 XXX will be decoded by the circuit, pulling all the $\overline{\mathrm{CS}}$ inputs low. This can easily be avoided by using a more definitive address decoding scheme. All the interrupts are ORed together to insure that all $A / D s$ have completed their conversion before the microprocessor is interrupted.
The subroutine, DATA IN, may be called from anywhere in the user's program. Once called, this routine initializes the


Functional Description (Continued)

SAMPLE PROGRAM FOR Figure 17 INTERFACING MULTIPLE A/D's IN AN MC6800 SYSTEM

| ADDRESS | HEX CODE |  | MNEMONICS |  |
| :--- | :--- | :--- | :--- | :--- |
| 0010 | DF 44 | DATAIN | STX | TEMP | | COMMENTS |
| :--- |
| ; Save Contents of X |

DS005671-A3

SAMPLE PROGRAM FOR Figure 17 INTERFACING MULTIPLE A/D's IN AN MC6800 SYSTEM

| ADDRESS | HEX CODE |  | MNEMONICS |  | COMMENTS |
| :---: | :---: | :---: | :---: | :---: | :---: |
| 0033 | A7 00 |  | STAA | X | ; Store data at X |
| 0035 | 8C 0207 |  | CPX | \#\$0207 | ; Have all A/D's been read? |
| 0038 | 2705 |  | BEQ | RETURN | ; Yes: branch to RETURN |
| 003A | 08 |  | INX |  | ; No: increment X by one |
| 003B | DF 42 |  | STX | INDEX2 | ; $\mathrm{X} \rightarrow$ INDEX2 |
| 003D | 20 EB |  | BRA | INTRPT | ; Branch to 002A |
| 003F | 3B | RETURN | RTI |  |  |
| 0040 | 5000 | INDEXI | FDB | \$5000 | ; Starting address for A/D |
| 0042 | 0200 | INDEX2 | FDB | \$0200 | ; Starting address for data storage |
| 0044 | 0000 | TEMP | FDB | \$0000 |  |

DS005671-A4
Note 25: In order for the microprocessor to service subroutines and interrupts, the stack pointer must be dimensioned in the user's program.

For amplification of DC input signals, a major system error is the input offset voltage of the amplifiers used for the preamp. Figure 18 is a gain of 100 differential preamp whose offset voltage errors will be cancelled by a zeroing subroutine which is performed by the INS8080A microprocessor system. The total allowable input offset voltage error for this preamp is only $50 \mu \mathrm{~V}$ for $1 / 4$ LSB error. This would obviously require very precise amplifiers. The expression for the differential output voltage of the preamp is:

where $I_{X}$ is the current through resistor $R_{x}$. All of the offset error terms can be cancelled by making $\pm I_{x} R_{X}=V_{O S 1}+$ $\mathrm{V}_{\mathrm{OS3} 3}-\mathrm{V}_{\mathrm{OS} 2}$. This is the principle of this auto-zeroing scheme.
The INS8080A uses the 3 I/O ports of an INS8255 Programable Peripheral Interface (PPI) to control the auto zeroing and input data from the ADC0801 as shown in Figure 19. The PPI is programmed for basic I/O operation (mode 0 ) with Port A being an input port and Ports B and C being output ports. Two bits of Port C are used to alternately open or close the 2 switches at the input of the preamp. Switch SW1 is closed to force the preamp's differential input to be zero during the zeroing subroutine and then opened and SW2 is then closed for conversion of the actual differential input signal. Using 2 switches in this manner eliminates concern for the ON resistance of the switches as they must conduct only the input bias current of the input amplifiers.
Output Port B is used as a successive approximation register by the 8080 and the binary scaled resistors in series with each output bit create a D/A converter. During the zeroing subroutine, the voltage at $\mathrm{V}_{\mathrm{x}}$ increases or decreases as required to make the differential output voltage equal to zero. This is accomplished by ensuring that the voltage at the output of A 1 is approximately 2.5 V so that a logic " 1 " $(5 \mathrm{~V})$ on


## Functional Description (Continued)



## FIGURE 19. Microprocessor Interface Circuitry for Differential Preamp

A flow chart for the zeroing subroutine is shown in Figure 20. It must be noted that the ADC0801 series will output an all zero code when it converts a negative input $\left[\mathrm{V}_{\mathrm{IN}}(-) \geq \mathrm{V}_{\text {IN }}(+)\right]$. Also, a logic inversion exists as all of the I/O ports are buffered with inverting gates.
Basically, if the data read is zero, the differential output voltage is negative, so a bit in Port B is cleared to pull $\mathrm{V}_{\mathrm{x}}$ more negative which will make the output more positive for the next conversion. If the data read is not zero, the output voltage is positive so a bit in Port $B$ is set to make $V_{x}$ more positive and the output more negative. This continues for 8 approximations and the differential output eventually converges to within 5 mV of zero.
The actual program is given in Figure 21. All addresses used are compatible with the BLC 80/10 microcomputer system. In particular:
Port A and the ADC0801 are at port address E4
Port $B$ is at port address E5
Port $C$ is at port address E6
PPI control word port is at port address E7
Program Counter automatically goes to ADDR:3C3D upon acknowledgement of an interrupt from the ADC0801

### 5.3 Multiple A/D Converters in a Z-80 Interrupt Driven Mode

In data acquisition systems where more than one A/D converter (or other peripheral device) will be interrupting program execution of a microprocessor, there is obviously a
need for the CPU to determine which device requires servicing. Figure 22 and the accompanying software is a method of determining which of 7 ADC0801 converters has completed a conversion (INTR asserted) and is requesting an interrupt. This circuit allows starting the A/D converters in any sequence, but will input and store valid data from the converters with a priority sequence of $A / D 1$ being read first, A/D 2 second, etc., through A/D 7 which would have the lowest priority for data being read. Only the converters whose INT is asserted will be read.
The key to decoding circuitry is the DM74LS373, 8-bit D type flip-flop. When the Z-80 acknowledges the interrupt, the program is vectored to a data input Z-80 subroutine. This subroutine will read a peripheral status word from the DM74LS373 which contains the logic state of the INTR outputs of all the converters. Each converter which initiates an interrupt will place a logic " 0 " in a unique bit position in the status word and the subroutine will determine the identity of the converter and execute a data read. An identifier word (which indicates which A/D the data came from) is stored in the next sequential memory location above the location of the data so the program can keep track of the identity of the data entered.


Functional Description (Continued)

| 3D00 | 3E90 | MVI 90 |  |  |
| :---: | :---: | :---: | :---: | :---: |
| 3D02 | D3E7 | Out Control Port |  | ; Program PPI |
| 3D04 | 2601 | MVI H 01 | Auto-Zero Subroutine |  |
| 3 D 06 | 7 C | MOV A, H |  |  |
| 3 D 07 | D3E6 | OUT C |  | ; Close SWl open SW2 |
| 3 D09 | 0680 | MVI B 80 |  | ; Initialize SAR bit pointer |
| 3D0B | 3E7F | MVI A 7F |  | ; Initialize SAR code |
| 3D0D | 4F | MOV C, A | Return |  |
| 3DOE | D3E5 | OUT B |  | ; Port B = SAR code |
| 3 D10 | 31AA3D | LXI SP 3DAA | Start | ; Dimension stack pointer |
| $3 \mathrm{D13}$ | D3E4 | OUT A |  | ; Start A/D |
| 3 D 15 | FB | IE |  |  |
| 3 D16 | 00 | NOP | Loop | ; Loop until $\overline{\text { INT }}$ asserted |
| $3 \mathrm{D17}$ | C3163D | JMP Loop |  |  |
| 3D1A | 7A | MOV A, D | Auto-Zero |  |
| 3D1B | C600 | ADI 00 |  |  |
| 3D1D | CA2D3D | JZ Set C |  | ; Test A/D output data for zero |
| 3D20 | 78 | MOV A, B | Shift B |  |
| 3 D 21 | F600 | ORI 00 |  | ; Clear carry |
| 3D23 | 1 F | RAR |  | ; Shift "l" in B right one place |
| 3D24 | FEOO | CPI 00 |  | ; Is B zero? If yes last |
| 3 D 26 | CA373D | JZ Done |  | ; approximation has been made |
| 3D29 | 47 | MOV B,A |  |  |
| 3D2A | C3333D | JMP New C |  |  |
| 3D2D | 79 | MOV A, C | Set C |  |
| 3D2E | B0 | ORA B |  | ; Set bit in C that is in same |
| 3D2F | 4F | MOV C, A |  | ; position as "l" in B |
| 3 D 30 | C3203D | JMP Shift B |  |  |
| 3D33 | A9 | XRA C | New C | ; Clear bit in C that is in |
| 3D34 | C30D3D | JMP Return |  | ; same position as "l" in B |
| 3 D 37 | 47 | MOV B,A | Done | ; then output new SAR code. |
| 3D38 | 7 C | MOV A, H |  | ; Open SW1, close SW2 then |
| 3D39 | EE03 | XRI 03 |  | ; proceed with program. Preamp |
| 3D3B | D3E6 | OUT C |  | ; is now zeroed. |
| 3D3D |  | - | Normal |  |
|  |  | - |  |  |
|  |  | - |  |  |
|  |  | Program for processing proper data values |  |  |
| 3C3D | DBE4 | IN A | Read A/D Subroutine | ; Read A/D data |
| 3C3F | EEFF | XRI FF |  | ; Invert data |
| 3 C 41 | 57 | MOV D, A |  |  |
| 3 C 42 | 78 | MOV A, B |  | ; Is B Reg $=0$ ? If not stay |
| 3 C 43 | E6FF | ANI FF |  | ; in auto zero subroutine |
| 3 C 45 | C21A3D | JNZ Auto-Zero |  |  |
| 3 C 48 | C33D3D | JMP Normal |  |  |

Note 29: All numerical values are hexadecimal representations
FIGURE 21. Software for Auto-Zeroed Differential A/D
5.3 Multiple A/D Converters in a Z-80 Interrupt Driven Mode (Continued)
The following notes apply:

- It is assumed that the CPU automatically performs a RST

7 instruction when a valid interrupt is acknowledged (CPU is in interrupt mode 1). Hence, the subroutine starting address of X0038.

- The address bus from the Z-80 and the data bus to the Z-80 are assumed to be inverted by bus drivers.
- A/D data and identifying words will be stored in sequential memory locations starting at the arbitrarily chosen address X 3E00.
- The stack pointer must be dimensioned in the main program as the RST 7 instruction automatically pushes the PC onto the stack and the subroutine uses an additional 6 stack addresses.
- The peripherals of concern are mapped into I/O space with the following port assignments:



Notes


## LIFE SUPPORT POLICY

NATIONAL'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT AND GENERAL COUNSEL OF NATIONAL SEMICONDUCTOR CORPORATION. As used herein:

1. Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the user.
2. A critical component is any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

| National Semiconductor Corporation | National Semiconductor Europe | National Semiconductor Asia Pacific Customer | National Semiconductor Japan Ltd. |
| :---: | :---: | :---: | :---: |
| Americas | Fax: +49 (0) 1 80-530 8586 | Response Group | Tel: 81-3-5639-7560 |
| Tel: 1-800-272-9959 | Email: europe.support@nsc.com | Tel: 65-2544466 | Fax: 81-3-5639-7507 |
| Fax: 1-800-737-7018 | Deutsch Tel: +49 (0) 1 80-530 8585 | Fax: 65-2504466 |  |
| Email: support@nsc.com | English Tel: +49 (0) 1 80-532 7832 | Email: sea.support@nsc.com |  |
|  | Français Tel: +49 (0) 1 80-532 9358 |  |  |
| www.national.com | Italiano Tel: +49 (0) 1 80-534 1680 |  |  |

National does not assume any responsibility for use of any circuitry described, no circuit patent licenses are implied and National reserves the right at any time without notice to change said circuitry and specifications.

