# MT93L00A



Multi-Channel Voice Echo Canceller

# **Preliminary Information**

### Features

- Independent multiple channels of echo cancellation; from 32 channels of 64ms to 16 channels of 128ms with the ability to mix channels at 128ms or 64ms in any combination
- Independent Power Down mode for each group of 2 channels for power management
- ITU-T G.165 and G.168 compliant
- Field proven, high quality performance
- Compatible to ST-BUS and GCI interface at 2Mb/s serial PCM
- PCM coding,  $\mu$ /A-Law ITU-T G.711 or sign magnitude
- Per channel Fax/Modem G.164 2100Hz or G.165 2100Hz phase reversal Tone Disable
- Per channel echo canceller parameters control
- Transparent data transfer and mute
- Fast reconvergence on echo path changes
- Non-Linear Processor with high quality subjective performance
- Protection against narrow band signal divergence
- Offset nulling of all PCM channels
- 10 MHz or 20 MHz master clock operation
- 3.3 V pads and 1.8V Logic core operation with 5-Volt tolerant inputs
- No external memory required
- Non-multiplexed microprocessor interface

DS5525	ISSUE 2	September 2001

### **Ordering Information**

MT93L00AB 100-Pin LQFP MT93L00AV 208-Ball LBGA -40°C to +85°C

- IEEE-1149.1 (JTAG) Test Access Port
- Applications
- Voice over IP network gateways
- Voice over ATM, Frame Relay
- T1/E1/J1 multichannel echo cancellation
- Wireless base stations
- Echo Canceller pools
- DCME, satellite and multiplexer systems

# Description

The MT93L00 Voice Echo Canceller implements a cost effective solution for telephony voice-band echo conforming ITU-T cancellation to G.168 requirements. The MT93L00 architecture contains 16 groups of two echo cancellers (ECA and ECB) which can be configured to provide two channels of 64 milliseconds or one channel of 128 milliseconds echo cancellation. This provides 32 channels of 64 milliseconds to 16 channels of 128 milliseconds echo cancellation or any combination of the two configurations. The MT93L00 supports ITU-T G.165 and G.164 tone disable requirements.




Figure 1 - Functional Block Diagram




Figure 2A - 100 Pin LQFP

	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16
A	V <sub>SS</sub>	ICO O	V <sub>SS</sub>	<mark>c4i</mark> ○		ICO O	V <sub>SS</sub>	Sout		ICO O	V <sub>SS</sub>	ICO O	V <sub>SS</sub>	NC O	V <sub>SS</sub>	V <sub>SS</sub>
в	ICO O	V <sub>SS</sub>	ico O	V <sub>DD1</sub>	<b>F0</b> i 〇	V <sub>SS</sub>	Rin 〇	V <sub>SS</sub>	Rout	$V_{DD1}$	Sin 〇	V <sub>SS</sub>	ODE O	V <sub>SS</sub>	$^{\rm V_{SS}}_{\odot}$	V <sub>SS</sub>
с	ICO O	ICO O	V <sub>SS</sub>	$^{\rm V_{DD1}}_{\odot}$	V <sub>SS</sub>	$^{\rm V_{DD2}}_{\odot}$	V <sub>SS</sub>	$^{\rm V_{DD1}}_{\odot}$	V <sub>SS</sub>	V <sub>DD1</sub>	V <sub>SS</sub>	V <sub>SS</sub>	V <sub>SS</sub>	V <sub>SS</sub>	NC O	V <sub>SS</sub>
D	NC O	ico O	$V_{DD1}$	V <sub>SS</sub>	V <sub>DD1</sub>	V <sub>DD2</sub>	V <sub>DD1</sub>	V <sub>SS</sub>	V <sub>DD1</sub>	$^{\rm V_{SS}}_{\odot}$	$V_{DD1}$	V <sub>SS</sub>	V <sub>SS</sub>	V <sub>DD1</sub>	NC O	A10
Е	NC O	ICO O	V <sub>SS</sub>	V <sub>SS</sub>									V <sub>DD1</sub>	v <sub>ss</sub>	ico O	A9 〇
F	NC O	NC O	V <sub>DD1</sub>	V <sub>DD1</sub>			Μ	IT93L0	0AV				v <sub>ss</sub>	V <sub>DD1</sub>	ico O	A8 〇
G	NC O		V <sub>SS</sub>	V <sub>SS</sub>			V <sub>SS</sub>	V <sub>SS</sub>	V <sub>SS</sub>	V <sub>SS</sub>			V <sub>DD2</sub>	V <sub>DD2</sub>	NC O	A7 〇
н	NC O	Fsel	$V_{DD1}$	$V_{DD1}$			v <sub>ss</sub>	V <sub>SS</sub>	V <sub>SS</sub>	V <sub>SS</sub>			V <sub>SS</sub>	V <sub>SS</sub>	NC O	A6 〇
J	NC O	ICO O	V <sub>DD2</sub>	V <sub>DD2</sub>			V <sub>SS</sub>	V <sub>SS</sub>	V <sub>SS</sub>	v <sub>ss</sub>			V <sub>DD1</sub>	V <sub>DD1</sub>	NC O	A5 〇
к	NC O	ico <sup> </sup> O	PLLVSS	S PLLV	DD		V <sub>SS</sub>	V <sub>SS</sub>	V <sub>SS</sub>	V <sub>SS</sub>			V <sub>SS</sub>	V <sub>SS</sub>	NC O	A4 〇
L	NC O	NC O	v <sub>ss</sub>	v <sub>ss</sub> ⊖									V <sub>DD1</sub>	V <sub>DD1</sub>	NC O	A3 〇
м	TDI O	TMS	V <sub>DD1</sub>	$V_{DD1}$									V <sub>SS</sub>	V <sub>SS</sub>	V <sub>SS</sub>	A2 〇
N	TDO O	TRST O	V <sub>SS</sub>	V <sub>SS</sub>	V <sub>SS</sub>	V <sub>DD1</sub>	V <sub>SS</sub>	V <sub>DD1</sub>	V <sub>SS</sub>	$^{\rm V_{DD1}}_{\odot}$	$^{\rm V_{SS}}_{\odot}$	$^{\rm V_{DD2}}_{\odot}$	V <sub>SS</sub>	$^{\rm V_{DD1}}_{\odot}$	$^{V_{DD1}}_{\bigcirc}$	A1 〇
Р	С	V <sub>SS</sub>	V <sub>SS</sub>	V <sub>DD1</sub>	V <sub>SS</sub>	V <sub>DD1</sub>	V <sub>SS</sub>	V <sub>DD1</sub>	V <sub>SS</sub>	$V_{DD1}$	V <sub>SS</sub>	$^{\rm V_{DD2}}_{\odot}$	V <sub>SS</sub>	V <sub>SS</sub>	V <sub>DD1</sub>	A0 〇
R	ICO O	0	RESET	O	R/₩ ○	V <sub>DD1</sub>	DTA O	V <sub>DD1</sub>	IRQ O	$^{\rm V_{DD1}}_{\odot}$	DS O	V <sub>DD1</sub>	⊂s ○	V <sub>SS</sub>	V <sub>SS</sub>	V <sub>SS</sub>
т	V <sub>SS</sub>	<b>D0</b>	V <sub>SS</sub>	D1 〇	$^{\rm V_{DD1}}_{\odot}$	<b>D2</b>	V <sub>SS</sub>	D3 〇	D4 〇	$^{\rm V_{SS}}_{\odot}$	D5 〇	$V_{DD1}$	D6 〇	V <sub>SS</sub>	<b>D7</b> 〇	V <sub>SS</sub>
	<u> </u>	ornor is	identifi	ed by m	otalliza	d marki	nge									

(1) - A1 corner is identified by metallized markings.

Figure 2B - 208 Ball LBGA

# **Pin Description**

PIN #		500	
208-Ball LBGA	100 PIN LQFP	PIN Name	Description
A1,A3,A7,A11,A13,A15, A16,B2,B4,B6,B8,B12, B14,B15,B16,C3,C5,C7, C9,C11,C12,C13,C14, C16, D4,D8,D10,D12,D13,E3, E4,E14,F13,G3,G4,G7,G8, G9,G10,H7,H8,H9, H10,H13,H14,J7,J8,J9, J10,K7,K8,K9,K10,K13, K14,L3,L4,M13,M14,M15, N3,N4,N5,N7,N9,N11,N13, P2,P3,P5,P7,P9.P11,P13, P14,R2,R14,R15,R16,T1, T3,T7,T10, T14,T16	5, 18, 32, 42, 56, 69, 81, 98	V <sub>SS</sub>	Ground.
A5,A9,B10,C4,C8,C10,D3, D5,D7,D9,D11,D14,E13, F3,F4,F14,H3,H4,J13,J14, L13,L14,M3,M4,N6,N8, N10,N14,N15,P4,P6,P8, P10,P15,R4,R6,R8,R10, R12,T5,T12	27, 48, 77, 100	V <sub>DD1</sub>	Positive Power Supply. Nominally 3.3 volt.
C6,D6,J3,J4,N12,P12, G13,G14	14, 37, 64, 91	$V_{DD2}$	These pins should be wired to Vdd2= 1.8V.
E15,F15,A12,A10,A6,A2, B1,B3,C1,C2,D2,E2,J2,K2, R1	7,41,43,65,6 6,67,68,70, 71,72,86,87, 88,93,94	IC0	Internal Connection. These pins must be connected to $V_{\text{SS}}$ for normal operation.
A14,C15,D1,D15,E1,F1, G1, G15,H1,H15,J1,J15,K1, K15,L1,L15,F2,L2	24,25,26,44, 45,46,47,49, 51,52,53,54, 55,73,74,75, 76,78,79,80, 82,83,84,85, 89,99	NC	<b>No connection.</b> These pins must be left open for normal operation.
R9	9	ĪRQ	<b>Interrupt Request (Open Drain Output).</b> This output goes low when an interrupt occurs in any channel. IRQ returns high when all the interrupts have been read from the Interrupt FIFO Register. A pull-up resistor (1K typical) is required at this output.
R11	10	DS	<b>Data<u>St</u>robe (Input)</b> . This active low input works in conjunction with CS to enable the read and write operations.
R13	11	CS	Chip Select (Input). This active low input is used by a microprocessor to activate the microprocessor port.
R5	12	R/W	<b>Read/Write</b> (Input). This input controls the direction of the data bus lines (D7-D0) during a microprocessor access.
R7	13	DTA	<b>Data Transfer Acknowledgment (Open Drain Output)</b> . This active low output indicates that a data bus transfer is completed. A pull-up resistor (1K typical) is required at this output.

# Pin Description (continued)

PIN #		DIN			
208-Ball LBGA	100 PIN LQFP	PIN Name	Description		
T2,T4,T6,T8,T9,T11, T13,T15	15,16,17, 19,20,21, 22,23	D0 - D3, D4 - D7	<b>Data Bus D0 - D7 (Bidirectional)</b> . These pins form the 8-bit bidirectional data bus of the microprocessor port.		
P16,N16,M16,L16,K16, J16,H16,G16,F16,E16, D16	28,29,30,31, 33,34,35,36, 38,39,40	A0 - A10	Address A0 to A10 (Input). These inputs provide the A10 - A0 address lines to the internal registers.		
B13	57	ODE	Output Drive Enable (Input). This input pin is logically AND'd with the ODE bit-6 of the Main Control Register. When both ODE bit and ODE input pin are high, the Rout and Sout ST-BUS outputs are enabled. When the ODE bit is low or the ODE input pin is low, the Rout and Sout ST-BUS outputs are high impedance.		
A8	58	Sout	Send PCM Signal Output (Output). Port 1 TDM data output streams. Sout pin outputs serial TDM data streams at 2.048 Mb/s with 32 channels per stream.		
B9	59	Rout	<b>Receive PCM Signal Output (Output)</b> . Port 2 TDM data output streams. Rout pin outputs serial TDM data streams at 2.048 Mb/s with 32 channels per stream.		
B11	60	Sin	<b>Send PCM Signal Input (Input).</b> Port 2 TDM data input streams. Sin pin receives serial TDM data streams at 2.048 Mb/s with 32 channels per stream.		
B7	61	Rin	<b>Receive PCM Signal Input (Input).</b> Port 1 TDM data input streams. Rin pin receives serial TDM data streams at 2.048 Mb/s with 32 channels per stream.		
B5	62	F0i	<b>Frame Pulse (Input).</b> This input accepts and automatically identifies frame synchronization signals formatted according to ST-BUS or GCI interface specifications.		
A4	63	C4i	<b>Serial Clock (Input).</b> 4.096 MHz serial clock for shifting data in/ out on the serial streams (Rin, Sin, Rout, Sout).		
G2	90	MCLK	<b>Master Clock (Input).</b> Nominal 10MHz or 20MHz Master Clock input. May be connected to an asynchronous (relative to frame signal) clock source.		
H2	92	Fsel	<b>Frequency select (Input).</b> This input selects the Master Clock frequency operation. When Fsel pin is low, nominal 19.2MHz Master Clock input must be applied. When Fsel pin is high, nominal 9.6MHz Master Clock input must be applied.		
K3	95,97	PLLVss1 PLLVss2	PLL Ground. Must be connected to V <sub>SS</sub>		
K4	96	PLLV <sub>DD</sub>	PLL Power Supply. Must be connected to V <sub>DD2</sub>		
M2	1	TMS	<b>Test Mode Select (3.3V Input).</b> JTAG signal that controls the state transitions of the TAP controller. This pin is pulled high by an internal pull-up when not driven.		

# **Pin Description (continued)**

PIN #		PIN	
208-Ball LBGA	100 PIN LQFP	Name	Description
M1	2	TDI	<b>Test Serial Data In (3.3V Input).</b> JTAG serial test instructions and data are shifted in on this pin. This pin is pulled high by an internal pull-up when not driven.
N1	3	TDO	<b>Test Serial Data Out (Output).</b> JTAG serial data is output on this pin on the falling edge of TCK. This pin is held in high impedance state when JTAG scan is not enabled.
P1	4	тск	Test Clock (3.3V Input). Provides the clock to the JTAG test logic.
N2	6	TRST	<b>Test Reset (3.3V Input).</b> Asynchronously initializes the JTAG TAP controller by putting it in the Test-Logic-Reset state. This pin should be pulsed low on power-up or held low, to ensure that the MT93L00 is in the normal functional mode. This pin is pulled by an internal pull-down when not driven.
R3	8	RESET	<b>Device Reset (Schmitt Trigger Input).</b> An active low resets the device and <u>puts the</u> MT93L00 into a low-power stand-by mode. When the RESET pin is returned to logic high and a clock is applied to the MCLK pin, the device will automatically execute initialization routines, which preset all the Control and Status Registers to their default power-up values.

# **Device Overview**

The MT93L00 architecture contains 32 echo cancellers divided into 16 groups. Each group has two echo cancellers, Echo Canceller A and Echo Canceller B. Each group can be configured in Normal. Extended Delay Back-to-Back or configurations. In Normal configuration, a group of echo cancellers provides two channels of 64ms echo cancellation, which run independently on different channels. In Extended Delay configuration, a group of echo cancellers achieves 128ms of echo cancellation by cascading the two echo cancellers (A & B). In Back-to-Back configuration, the two echo cancellers from the same group are positioned to cancel echo coming from both directions in a single providing full-duplex 64ms channel, echo cancellation.

Each echo canceller contains the following main elements (see Figure 3).

- Adaptive Filter for estimating the echo channel
- Subtractor for cancelling the echo
- Double-Talk detector for disabling the filter adaptation during periods of double-talk
- Path Change detector for fast reconvergence on major echo path changes

- Instability Detector to combat oscillation in very
   low ERL environments
- Non-Linear Processor for suppression of residual echo
- Disable Tone Detectors for detecting valid disable tones at send and receive path inputs
- Narrow-Band Detector for preventing Adaptive Filter divergence from narrow-band signals
- Offset Null filters for removing the DC component in PCM channels
- 12dB attenuator for signal attenuation
- Parallel controller interface compatible with Motorola microcontrollers
- PCM encoder/decoder compatible with μ/A-Law ITU-T G.711 or Sign-Magnitude coding

Each echo canceller in the MT93L00 has four functional states: *Mute, Bypass, Disable Adaptation* and *Enable Adaptation*. These are explained in the section entitled Echo Canceller Functional States.

### Adaptive Filter

The adaptive filter adapts to the echo path and generates an estimate of the echo signal. This echo estimate is then subtracted from Sin. For each group of echo cancellers, the adaptive filter is a 1024 tap FIR adaptive filter which is divided into two sections. Each section contains 512 taps providing 64ms of




Figure 3 - Echo Canceller Functional Block Diagram

echo estimation. In **Normal configuration**, the first section is dedicated to channel A and the second section to channel B. In **Extended Delay configuration**, both sections are cascaded to provide 128ms of echo estimation in channel A. In **Back-to Back configuration**, the first section is used in the receive direction and the second section is used in the transmit direction for the same channel.

### Double-Talk Detector

Double-Talk is defined as those periods of time when signal energy is present in both directions simultaneously. When this happens, it is necessary to disable the filter adaptation to prevent divergence of the Adaptive Filter coefficients. Note that when double-talk is detected, the adaptation process is halted but the echo canceller continues to cancel echo using the previous converged echo profile.

A double-talk condition exists whenever the relative signal levels of Rin (Lrin) and Sin (Lsin) meet the following condition:

$$Lsin > Lrin + 20log_{10}(DTDT)$$

Detection Threshold.

Lsin and Lrin are signal levels expressed in dBm0.

A different method is used when it is uncertain whether Sin consists of a low level double-talk signal or an echo return. During these periods, the adaptation process is slowed down but it is not halted. In G.168 standard, the echo return loss is expected to be at least 6dB. This implies that the Double-Talk Detector Threshold (DTDT) should be set to 0.5 (-6dB). However, in order to get additional guardband, the DTDT is set internally to 0.5625 (-5dB).

In some applications the return loss can be higher or lower than 6dB. The MT93L00 allows the user to change the detection threshold to suit each application's need. This threshold can be set by writing the desired threshold value into the DTDT register.

The DTDT register is 16 bits wide. The register value in hexadecimal can be calculated with the following equation:

$$DTDT_{(hex)} = hex(DTDT_{(dec)} * 32768)$$

where  $0 < DTDT_{(dec)} < 1$ 

Example: For DTDT = 0.5625 (-5dB), the hexadecimal value becomes hex(0.5625 \* 32768) = 4800h

### Path Change Detector

Integrated into the MT93L00A is a Path Change Detector. This permits fast reconvergence when a major change occurs in the echo channel. Subtle changes in the echo channel are also tracked automatically once convergence is achieved, but at a much slower speed.

The Path Change Detector is activated by setting the PathDet bit in Control Register A3/B3 to "1". An

optional path clearing feature can be enabled by setting the PathClr bit in Control Register A3/B3 to "1". With path clearing turned on, the existing echo channel estimate will also be cleared (i.e. the adaptive filter will be filled with zeroes) upon detection of a major path change.

#### Non-Linear Processor (NLP)

After echo cancellation, there is always a small amount of residual echo which may still be audible. The MT93L00 uses an NLP to remove residual echo signals which have a level lower than the Adaptive Suppression Threshold (TSUP in G.168). This threshold depends upon the level of the Rin (Lrin) reference signal as well as the programmed value of the Non-Linear Processor Threshold register (NLPTHR). TSUP can be calculated by the following equation:

 $TSUP = Lrin + 20log_{10}(NLPTHR)$ 

where NLPTHR is the Non-Linear Processor Threshold register value and Lrin is the relative power level expressed in dBm0.

When the level of residual error signal falls below TSUP, the NLP is activated further attenuating the residual signal by an additional 36 dB. To prevent a perceived decrease in background noise due to the activation of the NLP, a spectrally-shaped comfort noise, equivalent in power level to the background noise, is injected. This keeps the perceived noise level constant. Consequently, the user does not hear the activation and de-activation of the NLP.

The NLP processor can be disabled by setting the NLPDis bit to "1" in Control Register 2.

The NLPTHR register is 16 bits wide. The register value in hexadecimal can be calculated with the following equation:

$$NLPTHR_{(hex)} = hex(NLPTHR_{(dec)} * 32768)$$

where 
$$0 < \text{NLPTHR}_{(dec)} < 1$$

The comfort noise injector can be disabled by setting the INJDis bit to "1" in Control Register A1/B1. It should be noted that the NLPTHR is valid and the comfort noise injection is active only when the NLP is enabled.

If the comfort noise injector is unable to correctly match the level of the background noise (because of peculiar spectral characteristics, for example), the injected level can be fine-tuned using the Noise Scaling register. A neutral value of  $80_{(hex)}$  will prevent any scaling. Values less than  $80_{(hex)}$  will reduce the noise level, values greater than  $80_{(hex)}$  will increase the noise level. The scaling is done linearly.

Example:	To decrease the comfort noise level
	by 3 dB, the register value would be
	10 ^ (-3 / 20) • 128
	= 0.71 • 128
	= 91 <sub>(dec)</sub>
	= 91 <sub>(dec)</sub> = 5B <sub>(hex)</sub>

The default factory setting for the Noise Scaling register should be adequate for most operating environments. It is unlikely that it will need to be changed. It has also been set to a value which will ensure G.168 compliance.

### **Disable Tone Detector**

G.165 recommendation defines the disable tone as having the following characteristics: 2100 Hz ( $\pm$ 21Hz) sine wave, a power level between -6 to -31dBm0, and a phase reversal of 180 degrees ( $\pm$  25 degrees) every 450ms ( $\pm$  25ms). If the disable tone is present for a minimum of one second with at least one phase reversal, the Tone Detector will trigger.

G.164 recommendation defines the disable tone as a 2100 Hz ( $\pm$ 21Hz) sine wave with a power level between 0 to -31dBm0. If the disable tone is present for a minimum of 400 milliseconds, with or without phase reversal, the Tone Detector will trigger.

The MT93L00 has two Tone Detectors per channels (for a total of 64) in order to monitor the occurrence of a valid disable tone on both Rin and Sin. Upon detection of a disable tone, TD bit of the Status Register will indicate logic high and an interrupt is generated (i.e. IRQ pin low). Refer to Figure 4 and to the **Interrupts** section.




Figure 4 - Disable Tone Detection

Once a Tone Detector has been triggered, there is no longer a need for a valid disable tone (G.164 or G.165) to maintain Tone Detector status (i.e. TD bit high). The Tone Detector status will only release (i.e. TD bit low) if the signals Rin and Sin fall below -30dBm0, in the frequency range of 390Hz to 700Hz, and below -34dBm0, in the frequency range of 700Hz to 3400Hz, for at least 400ms. Whenever a Tone\_Detector releases, an interrupt is generated (i.e. IRQ pin low).

The selection between G.165 and G.164 tone disable is controlled by the PHDis bit in Control Register 2 on a per channel basis. When the PHDis bit is set to 1, G.164 tone disable requirements are selected.

In response to a valid disable tone, the echo canceller must be switched from the Enable Adaptation state to the Bypass state. This can be done in two ways, automatically or externally. In automatic mode, the Tone Detectors internally control the switching between Enable Adaptation and Bypass states. The automatic mode is activated by setting the AutoTD bit in Control Register 2 to high. In external mode, an external controller is needed to service the interrupts and poll the TD bits in the Status Registers. Following the detection of a disable tone (TD bit high) on a given channel, the external controller must switch the echo canceller from Enable Adaptation to Bypass state.

### **Instability Detector**

In systems with very low echo channel return loss (ERL), there may be enough feedback in the loop to cause stability problems in the adaptive filter. This instability can result in variable pitched ringing or oscillation. Should this ringing occur, the Instability Detector will activate and suppress the oscillations.

The Instability Detector is activated by setting the RingClr bit in Control Register A3/B3 to "1".

### Narrow Band Signal Detector (NBSD)

Single or dual frequency tones (i.e. DTMF tones) present in the receive input (Rin) of the echo canceller for a prolonged period of time may cause the Adaptive Filter to diverge. The Narrow Band Signal Detector (NBSD) is designed to prevent this by detecting single or dual tones of arbitrary frequency, phase, and amplitude. When narrow band signals are detected, adaptation is halted but the echo canceller continues to cancel echo.

The NBSD can be disabled by setting the NBDis bit to "1" in Control Register 2.

### **Offset Null Filter**

Adaptive filters in general do not operate properly when a DC offset is present at any inputs. To remove the DC component, the MT93L00 incorporates Offset Null filters in both Rin and Sin inputs.

The offset null filters can be disabled by setting the HPFDis bit to "1" in Control Register 2.

### **ITU-T G.168 Compliance**

The MT93L00 has been certified G.168 compliant in all 64 ms cancellation modes (i.e. Normal and Backto-Back configurations) by in-house testing with the DSPG ECT-1 echo canceller tester.

It should be noted that G.168 compliance is not claimed for the 128 ms Extended Delay mode, although subjectively no difference can be noticed.

# **Device Configuration**

The MT93L00 architecture contains 32 echo cancellers divided into 16 groups. Each group has two echo cancellers which can be individually controlled (Echo Canceller A and B). They can be set in three distinct configurations: **Normal, Back-to-Back,** and **Extended Delay**. See Figure 5.

### **Normal Configuration**

In Normal configuration, the two echo cancellers (Echo Canceller A and B) are positioned in parallel, as shown in Figure 5a, providing 64 milliseconds of echo cancellation in two channels simultaneously.

### Back-to-Back Configuration

In Back-to-Back configuration, the two echo cancellers from the same group are positioned to cancel echo coming from both directions in a single channel providing full-duplex 64ms echo cancellation. See Figure 5c. This configuration uses only one timeslot on PORT1 and PORT2 and the second timeslot normally associated with ECB contains undefined data. Back-to-Back configuration allows a no-glue interface for applications where bidirectional echo cancellation is required.

Back-to-Back configuration is selected by writing "1" into the BBM bit of **both** Control Register A1 and Control Register B1 of a given group of echo cancellers. Table 2 shows the 16 groups of 2 cancellers that can be configured into Back-to-Back.

Examples of Back-to-Back configuration include positioning one group of echo cancellers between a CODEC and a transmission device or between two codecs for echo control on analog trunks.

### **Extended Delay configuration**

In this configuration, the two echo cancellers from the same group are internally cascaded into one 128 milliseconds echo canceller. See Figure 5b. This configuration uses only one timeslot on PORT1 and PORT2 and the second timeslot normally associated with ECB contains undefined data.

Extended Delay configuration is selected by writing "1" into the ExtDI bit in Echo Canceller A, Control Register A1. For a given group, only Echo Canceller A, Control Register A1, has the ExtDI bit. Control Register B1, bit-0 must always be set to zero.

Table 2 shows the 16 groups of 2 cancellers that can each be configured into 64ms or 128ms echo tail capacity.

# **Echo Canceller Functional States**

Each echo canceller has four functional states: Mute, Bypass, Disable Adaptation and Enable Adaptation.

#### Mute

In Normal and in Extended Delay configurations, writing a "1" into the MuteR bit replaces Rin with quiet code which is applied to both the Adaptive Filter and Rout. Writing a "1" into the MuteS bit replaces the Sout PCM data with quiet code.

	LINEAR 16 bits	SIGN/ MAGNITUDE	CCITT (G.711)			
	2's complement	μ <b>-Law</b>	$\mu$ -Law	A-Law		
+Zero (quiet code)	0000h	80h	FFh	D5h		

Table 1	- Quiet	РСМ	Code	Assignment
---------	---------	-----	------	------------

In Back-to-Back configuration, writing a "1" into the MuteR bit of Echo Canceller A, Control Register 2, causes quiet code to be transmitted on Rout. Writing a "1" into the MuteS bit of Echo Canceller A, Control Register 2, causes quiet code to be transmitted on Sout.

In Extended Delay and in Back-to-Back configurations, MuteR and MuteS bits of Echo Canceller B must always be "0". Refer to Figure 3 and to Control Register 2 for bit description.

#### Bypass

The Bypass state directly transfers PCM codes from Rin to Rout and from Sin to Sout. When Bypass state is selected, the Adaptive Filter coefficients are reset to zero. Bypass state must be selected for




Figure 5 - Device configuration

at least one frame (125  $\mu s)$  in order to properly clear the filter.

### **Disable Adaptation**

When the Disable Adaptation state is selected, the Adaptive Filter coefficients are frozen at their current value. The adaptation process is halted, however, the echo canceller continues to cancel echo.

### **Enable Adaptation**

In Enable Adaptation state, the Adaptive Filter coefficients are continually updated. This allows the echo canceller to model the echo return path characteristics in order to cancel echo. This is the normal operating state.

The echo canceller functions are selected in Control Register A1/B1 and Control Register 2 through four control bits: MuteS, MuteR, Bypass and AdaptDis. Refer to the Registers Description for details.

# MT93L00 Throughput Delay

The throughput delay of the MT93L00 varies according to the device configuration. For all device configurations, Rin to Rout has a delay of two frames and Sin to Sout has a delay of three frames. In Bypass state, the Rin to Rout and Sin to Sout paths have a delay of two frames.

# Serial PCM I/O channels

There are two sets of TDM I/O streams, each with channels numbered from 0 to 31. One set of input streams is for Receive (Rin) channels, and the other set of input streams is for Send (Sin) channels. Likewise, one set of output streams is for Rout pcm channels, and the other set is for Sout channels. See figure 6 for channel allocation.

The arrangement and connection of PCM channels to each echo canceller is a 2 port I/O configuration for each set of PCM Send and Receive channels, as illustrated in Figure 3.

### Serial Data Interface Timing

The MT93L00 provides ST-BUS and GCI interface timing. The Serial Interface clock frequency, C4i, is 4.096 MHz. The input and output data rate of the ST-Bus and GCI bus is 2.048 Mb/s.

The 8 KHz input frame pulse can be in either ST-BUS or GCI format. The MT93L00 automatically detects the presence of an input frame pulse and identifies it as either ST-BUS or GCI. In <u>ST</u>-BUS format, every second falling edge of the C4i clock marks a bit bound<u>ary</u>, and the data is clocked in on the rising edge of C4i, three quarters of the way into the bit cell (See Figure 9). In GCI format, every second rising edge of the C4i clock marks the bit boundary, and <u>data</u> is clocked in on the second falling edge of C4i, half the way into the bit cell (see Figure 10).




Figure 6 - ST-BUS and GCI Interface Channel Assignment for 2Mb/s Data Streams

# MT93L00A

Base Addr + Echo Canceller A	Base Addr + Echo Canceller B
00h Control Reg A1	20h Control Reg B1
01h Control Reg 2	21h Control Reg 2
02h Status Reg	22h Status Reg
03h Reserved	23h Reserved
04h Flat Delay Reg	24h Flat Delay Reg
05h Reserved	25h Reserved
06h Decay Step Size Reg	26h Decay Step Size Reg
07h Decay Step Number	27h Decay Step Number
08h Control Reg A3	28h Control Reg B3
09h Control Reg A4	29h Control Reg B4
0Ah Noise Scaling	2Ah Noise Scaling
0Bh Injection Rate	2Bh Injection Rate
0Ch Rin Peak Detect Reg	2Ch Rin Peak Detect Reg
0Eh Sin Peak Detect Reg	2Eh Sin Peak Detect Reg
10h Error Peak Detect Reg	30h Error Peak Detect Reg
12h Reserved	32h Reserved
14h DTDT Reg	34h DTDT Reg
16h Reserved	36h Reserved
18h NLPTHR	38h NLPTHR
1Ah Step Size, MU	3Ah Step Size, MU
1Ch Reserved	3Ch Reserved
1Eh Reserved	3Eh Reserved

Figure 7 - Memory Mapping of per channel Control and Status Registers

# Memory Mapped Control and Status registers

Internal memory and registers are memory mapped into the address space of the HOST interface. The internal dual ported memory is mapped into segments on a "per channel" basis to monitor and control each individual echo canceller and associated PCM channels. For example, in **Normal configuration**, echo canceller #5 makes use of Echo Canceller B from group 2. It occupies the internal address space from 0A0h to 0BFh and interfaces to PCM channel #5 on all serial PCM I/O streams.

As illustrated in Figure 7, the "per channel" registers provide independent control and status bits for each echo canceller. Figure 8 shows the memory map of **Preliminary Information** 

the control/status register blocks for all echo cancellers.

When **Extended Delay** or **Back-to-Back** configuration is selected, Control Register A1/B1 and Control Register 2 of the selected group of echo cancellers require special care. Refer to the Register description section.

Table 2 is a list of the channels used for the 16 groups of echo cancellers when they are configured as **Extended Delay** or **Back-to-Back** 

### **Normal Configuration**

For a given group (group 0 to 15), 2 PCM I/O channels are used. For example, group 1 Echo Cancellers A and B, channels 2 and 3 are active.

Group	Channel	Group	Channel
0	0, 1	8	16, 17
1	2, 3	9	18, 19
2	4, 5	10	20, 21
3	6, 7	11	22, 23
4	8, 9	12	24, 25
5	10, 11	13	26, 27
6	12, 13	14	28, 29
7	14, 15	15	30, 31

Table 2 - Group and Channel allocation

### **Extended Delay Configuration**

For a given group (group 0 to 15), only one PCM I/O channel is active (Echo Canceller A) and the other channel carries don't care data. For example, group 2, Echo Canceller A (Channel 4) will be active and Echo Canceller B (Channel 5) will carry don't care data.

#### **Back-to-Back Configuration**

For a given group (group 0 to 15), only one PCM I/O channel is active (Echo Canceller A) and the other channel carries don't care data. For example, group 5, Echo Canceller A (Channel 10) will be active and Echo Canceller B (Channel 11) will carry don't care data.




Figure 8 - Memory Mapping

# **Power Up Sequence**

On power up, the  $\overline{\text{RESET}}$  pin must be held low for 100µs. Forcing the RESET pin low will put the MT93L00 in power down state. In this state, all internal clocks are halted, D<7:0>, Sout, Rout, DTA and IRQ pins are tristated. The 16 Main Control Registers, the Interrupt FIFO Register and the Test Register are reset to zero.

When the RESET pin returns to logic high and a valid MCLK is applied, the user must wait  $500\mu$ s for PLL to lock. C4i and F0i can be active during this period. Once the PLL has locked, the user must power up the 16 groups of echo cancellers individually, by writing a "1" into the PWUP bit in each group of echo canceller's Main Control Register.

For each group of echo cancellers, when the PWUP bit toggles from zero to one, echo cancellers A and B execute their initialization routine. The initialization routine sets their registers, Base Address+ $00_H$  to Base Address+ $3F_H$ , to the default Reset Value and clears the Adaptive Filter coefficients. Two frames are necessary for the initialization routine to execute properly.

Once the initialization routine is executed, the user can set the per channel Control Registers, Base Address+ $00_H$  to Base Address+ $3F_H$ , for the specific application.

# Power management

Each group of echo cancellers can be placed in Power Down mode by writing a "0" into the PWUP bit in their respective Main Control Register. When a given group is in Power Down mode, the corresponding PCM data are bypassed from Rin to Rout and from Sin to Sout with two frames delay. Refer to the Main Control Register section for description.

The typical power consumption can be calculated with the following equation:

$$P_C = 9 * Nb_of_groups + 3.6$$
, in mW

where  $0 \le Nb_of_groups \le 16$ 

# **Call Initialization**

To ensure fast initial convergence on a new call, it is important to clear the Adaptive filter. This is done by putting the echo canceller in bypass mode for at least one frame (125 ms) and then enabling adaptation.

# Interrupts

The MT93L00 provides an interrupt pin  $(\overline{IRQ})$  to indicate to the HOST processor when a G.164 or G.165 Tone Disable is detected and released.

Although the MT93L00 may be configured to react automatically to tone disable status on any input PCM voice channels, the user may want for the external HOST processor to respond to Tone Disable information in an appropriate, application specific manner.

Each echo canceller will generate an interrupt when a Tone Disable occurs and will generate another interrupt when a Tone Disable releases.

Upon receiving an IRQ, the HOST CPU should read the Interrupt FIFO Register. This register is a FIFO memory containing the channel number of the echo canceller that has generated the interrupt.

All pending interrupts from any of the echo cancellers and their associated input channel number are stored in this FIFO memory. The IRQ always returns high after a read access to the Interrupt FIFO Register. The IRQ pin will toggle low for each pending interrupt.

# MT93L00A

After the HOST CPU has received the channel number of the interrupt source, the corresponding per channel Status Register can be read from internal memory to determine the cause of the interrupt (see Figure 7 for address mapping of Status register). The TD bit indicates the presence of a Tone Disable.

The MIRQ bit 5 in the Main Control Register 0 masks interrupts from the MT93L00. To provide more flexibility, the MTDBI (bit-4) and MTDAI (bit-3) bits in the Main Control Register<15:0> allow Tone Disable to be masked or unmasked, from generating an interrupt on a per channel basis. Refer to the Registers Description section.

# **JTAG Support**

The MT93L00 JTAG interface conforms to the Boundary-Scan standard IEEE1149.1. This standard specifies a design-for-testability technique called Boundary-Scan test (BST). The operation of the Boundary Scan circuitry is controlled by an external Test Access Port (TAP) controller. JTAG inputs are **3.3 Volts** compliant only.

### **Test Access Port (TAP)**

The TAP provides access to many test functions of the MT93L00. It consists of three input pins and one output pin. The following pins are found on the TAP.

• Test Clock Input (TCK)

The TCK provides the clock for the test logic. The TCK does not interfere with any on-chip clock and thus remains independent. The TCK permits shifting of test data into or out of the Boundary-Scan register cells concurrent with the operation of the device and without interfering with the on-chip logic.

- Test Mode Select Input (TMS) The logic signals received at the TMS input are interpreted by the TAP Controller to control the test operations. The TMS signals are sampled at the rising edge of the TCK pulse. This pin is internally pulled to VDD1when it is not driven from an external source.
- Test Data Input (TDI)
   Serial input data applied to this port is fed either into the instruction register or into a test data register, depending on the sequence previously applied to the TMS input. Both registers are described in a subsequent section. The received input data is sampled at the rising edge of TCK pulses. This pin is internally pulled

to  $V_{\text{DD1}} \text{when it is not driven from an external source.}$ 

• Test Data Output (TDO)

Depending on the sequence previously applied to the TMS input, the contents of either the instruction register or data register are serially shifted out towards the TDO. The data from the TDO is clocked on the falling edge of the TCK pulses. When no data is shifted through the Boundary Scan cells, the TDO driver is set to a high impedance state.

Test Reset (TRST) This pin is used to reset the JTAG scan structure. This pin is internally pulled to  $V_{ss}$ .

### **Instruction Register**

In accordance with the IEEE 1149.1 standard, the MT93L00 uses public instructions. The JTAG Interface contains a 3-bit instruction register. Instructions are serially loaded into the instruction register from the TDI when the TAP Controller is in its shifted-IR state. Subsequently, the instructions are decoded to achieve two basic functions: to select the test data register that will operate while the instruction is current, and to define the serial test data register path, which is used to shift data between TDI and TDO during data register scanning.

### **Test Data Registers**

As specified in IEEE 1149.1, the MT93L00 JTAG Interface contains three test data registers:

- Boundary-Scan register The Boundary-Scan register consists of a series of Boundary-Scan cells arranged to form a scan path around the boundary of the MT93L00 core logic.
- Bypass Register The Bypass register is a single stage shift register that provides a one-bit path from TDI TDO.
- Device Identification register
   The Device Identification register provides access to the following encoded information: device version number, part number and manufacturer's name.

# **Register Descriptions**


Ecl	ho Canceller A,	Control Register A1	Read/Write Address:	00 <sub>H</sub> + Base Address			
	6 5 4	3 2 1 0 Bypass AdpDis 0 ExtDl	Reset Value: Read/Write Address:	00 <sub>H</sub> . 20 <sub>H</sub> + Base Address			
7 Reset	6 5 4	3     2     1     0       D     Bypass     AdpDis     1     0	Reset Value:	02 <sub>H</sub> .			
Bit	Name		Description				
7	Reset	When high, the power-up initia including this bit and clears the					
6	INJDis	When high, the noise injection enabled.	process is disabled. W	hen low noise injection is			
5	BBM	When low the Normal configur Note: Do not enable Extended Always set <b>both</b> BBM bits of the	When high the Back to Back configuration is enabled. When low the Normal configuration is enabled. Note: Do not enable Extended-Delay and BBM configurations at the same time. Always set <b>both</b> BBM bits of the two echo cancellers (Control Register A1 and Control Register B1) of the same group to the same logic value to avoid conflict.				
4	PAD	When high, 12dB of attenuatio When low the Rin to Rout path		n to Rout path.			
3	Bypass	When high, Sin data is by-passed to Sout and Rin data is by-passed to Rout. The Adaptive Filter coefficients are set to zero and the filter adaptation is stopped. When low, output data on both Sout and Rout is a function of the echo canceller algorithm.					
2	AdpDis	When high, echo canceller adaptation is disabled. The MT93L00 cancels echo. When low, the echo canceller dynamically adapts to the echo path characteristics.					
1	0 or 1	Bits marked as "1" or "0" are reserved bits and should be written as indicated.					
0	ExtDI or 0	When high, Echo Cancellers A and B of the same group are internally cascaded into one 128ms echo canceller. When low, Echo Cancellers A and B of the same group operate independently. Note: Do not enable both Extended-Delay and BBM configurations at the same time. Control Register B1 bit-0 is a reserved bit and should be written "0".					

		, Control Register A2 , Control Register B2		01 <sub>H</sub> + Base Address 21 <sub>H</sub> + Base Address			
7 TDis	6 5 4 PHDis NLPDis Auto	3     2     1     0       TD     NBDis     HPFDis     MuteS     MuteR	Reset Value:	00 <sub>H</sub> .			
Bit	Name		Description				
7	TDis	When high, tone detection is c When both Echo Cancellers A disabled entirely and are put ir	and B TDis bits are high	e detection is enabled. n, Tone Disable processors are			
6	PHDis	When high, the tone detectors will trigger upon the presence of a 2100Hz tone regardless of the presence/absence of periodic phase reversals. When low, the tone detectors will trigger only upon the presence of a 2100Hz tone with periodic phase reversals.					
5	NLPDis	When high, the non-linear proc When low, the non-linear proce testing.		. Useful for G.165 conformance			
4	AutoTD	When high, the echo canceller puts itself in Bypass mode when the tone detectors detect the presence of 2100Hz tone. See PHDis for qualification of 2100Hz tones. When low, the echo canceller algorithm will remain operational regardless of the state of the 2100Hz tone detectors.					
3	NBDis	When high, the narrow-band detector is disabled. When low, the narrow-band detector is enabled.					
2	HPFDis	When high, the offset nulling high pass filters are bypassed in the Rin and Sin paths. When low, the offset nulling filters are active and will remove DC offsets on PCM input signals.					
1	MuteS	When high, data on Sout is mu	When high, data on Sout is muted to quiet code. When low, Sout carries active code.				
0	MuteR	When high, data on Rout is m	uted to quiet code. When	n low, Rout carries active code.			

		Status Register Status Register	Read Address: Read Address:	02 <sub>H</sub> + Base Address 22 <sub>H</sub> + Base Address
7	6 5 4	-		
res	TD DTDet res	s res res TDG NB	Reset Value:	00 <sub>H</sub> .
Bit	Name		Description	
7	res	Reserved bit.		
6	TD	Logic high indicates the prese	ence of a 2100Hz tone.	
5	DTDet	Logic high indicates the prese	ence of a double-talk co	ondition.
4	res	Reserved bit.		
3	res	Reserved bit.		
2	res	Reserved bit.		


		Status Register Status Register	Read Address: Read Address:	02 <sub>H</sub> + Base Address 22 <sub>H</sub> + Base Address		
7	6 5 4	3 2 1 0				
res	TD DTDet res	s res res TDG NB	Reset Value:	00 <sub>H</sub> .		
Bit	Name	Description				
1	TDG	Tone detection status bit gated with the AutoTD bit. Logic high indicates that AutoTD has been enabled and the tone detector has detected the presence of a 2100Hz tone.				
0	NB	Logic high indicates the prese	ence of a narrow-band	signal on Rin.		

# MT93L00A



Ecl	•	Control Register A3 Control Register B3		08 <sub>H</sub> + Base Address 28 <sub>H</sub> + Base Address		
7 res	6 5 4		Reset Value:	0A <sub>H</sub> .		
Bit	Name		Description			
7-4	res	Reserved bits. Must always be set to zero for normal operation.				
3	RingClr	When high, the instability detector is activated. When low, the instability detector is disabled				
2	PathClr	When high, the current echo channel estimate will be cleared and the echo canceller will enter fast convergence mode upon detection of a path change. When low, the echo canceller will keep the current path estimate but revert to fast convergence mode upon detection of a path change. Note: this bit is ignored if PathDet is low.				
1	PathDet	When high, the path change detector is activated. When low, the path change detector is disabled.				
0	res	Reserved bit. Must always be s	set to zero for normal op	peration.		

		Control Register A4 Control Register B4		09 <sub>H</sub> + Base Address 29 <sub>H</sub> + Base Address	
7	6 5 4		Reset Value:	50 <sub>H</sub> .	
Bit	Name		Description		
7	0	Must be set to zero.			
6-4	SupDec	These three bits control how long the echo canceller remains in a fast convergence state following a path change, Reset or Bypass operation. A value of zero will keep the echo canceller in fast convergence indefinitely.			
3-0	res	Reserved bits. Must always be	e set to zero for normal o	operation.	



If the comfort noise level estimator is unable to correctly match the background noise level, this register can be used to scale the comfort noise up or down. A neutral value of 80h will prevent any scaling. Values less than 80h will scale the comfort noise level down. Values greater than 80h will scale the comfort noise level up. Scaling is done linearly, so to scale the comfort noise *down* by 1 dB, a value of 72h would be used (-1 dB = 89% of original level,  $0.89_{(dec)} \cdot 80h = 72h$ ). Similarly, to scale up by 1 dB, use a value of 8Fh (1 dB = 112% of original level,  $1.12_{(dec)} \cdot 80h = 8Fh$ ).

								ad/Write Address: 0Bh + Base Address ad/Write Address: 2Bh + Base Address
7	6	5	4	3	2	1	0	Power Reset Value
IR <sub>7</sub>	IR <sub>6</sub>	IR <sub>5</sub>	IR <sub>4</sub>	IR <sub>3</sub>	IR <sub>2</sub>	IR <sub>1</sub>	IR <sub>0</sub>	
e NLP ran mp-in spee	•		0		0		timation st	age. This register provides control over the

	-	~	~	4	~	~		^	
	7	6	5	4	3	2	1	0	Power Reset Value N/A
	RP <sub>15</sub>	RP <sub>14</sub>	RP <sub>13</sub>	RP <sub>12</sub>	RP <sub>11</sub>	RP <sub>10</sub>	RP <sub>9</sub>	RP <sub>8</sub>	
		nceller A nceller B							Read Address: 0Ch + Base Address Read Address: 2Ch + Base Address
	7	6	5	4	3	2	1	0	Power Reset Value
l	RP <sub>7</sub>	RP <sub>6</sub>	RP <sub>5</sub>	RP <sub>4</sub>	RP <sub>3</sub>	RP <sub>2</sub>	RP <sub>1</sub>	RP <sub>0</sub>	N/A
n	plement	detector re linear cod gister 1.	egisters al led format	llow the us presente	ser to mon d in two 8	itor the regist	eceive in si ers for eac	ignal (Rin) h echo can	peak signal level. The information is in 16-bit 2's iceller. The high byte is in Register 2 and the lov
		celler A celler B							Read Address: 0Fh + Base Address Read Address: 2Fh + Base Address
	7	6	5	4	3	2	1	0	Power Reset Value
	0.0		е р	SP <sub>12</sub>	SP <sub>11</sub>	SP <sub>10</sub>	SP <sub>9</sub>	SP <sub>8</sub>	
		SP <sub>14</sub>		eak Det	ect Regi	ster 1	(SP)		Read Address: 0Eh + Base Address
	ho Car		, Sin Pe	eak Det	ect Regi	ster 1	(SP)	0	Read Address: 2Eh + Base Address Power Reset Value
	ho Car ho Car	nceller A nceller B	, Sin Pe B, Sin Pe	eak Deto	ect Regi ect Regi	ister 1 (	(SP) (SP)	0 SP <sub>0</sub>	Read Address: 2Eh + Base Address
	ho Car ho Car 7 SP <sub>7</sub> se peak plement is in Re	detector rollinear cod	A, Sin Pe B, Sin Pe 5 SP <sub>5</sub> egisters a led format	eak Dete eak Dete 4 SP <sub>4</sub> Ilow the u	ect Regi ect Regi 3 SP <sub>3</sub> Iser to mol d in two 8	ister 1 ( ister 1 ) 2 SP <sub>2</sub> nitor the bit regist	(SP) (SP) 1 SP <sub>1</sub> send in sig	SP <sub>0</sub>	Read Address: 2Eh + Base Address Power Reset Value N/A peak signal level. The information is in 16-bit 2's celler. The high byte is in Register 2 and the low
	ho Car ho Car 7 SP <sub>7</sub> se peak plement is in Re	hceller A hceller B 6 SP <sub>6</sub> detector ru linear cod	A, Sin Pe B, Sin Pe 5 SP <sub>5</sub> egisters a led format	eak Dete eak Dete 4 SP <sub>4</sub> Ilow the u presente	ect Regi ect Regi 3 SP <sub>3</sub> Iser to mor d in two 8	ister 1 ( ister 1 ) 2 SP <sub>2</sub> nitor the bit regist	(SP) (SP) 1 SP1 send in sig ers for eac 2 (EP)	SP <sub>0</sub>	Read Address: 2Eh + Base Address Power Reset Value N/A beak signal level. The information is in 16-bit 2's
	ho Car ho Car 7 SP <sub>7</sub> se peak plement is in Re	detector relinear codigister 1.	A, Sin Pe B, Sin Pe 5 SP <sub>5</sub> egisters a led format	eak Dete eak Dete 4 SP <sub>4</sub> Ilow the u presente	ect Regi ect Regi 3 SP <sub>3</sub> Iser to mor d in two 8	ister 1 ( ister 1 ) 2 SP <sub>2</sub> nitor the bit regist	(SP) (SP) 1 SP1 send in sig ers for eac 2 (EP)	SP <sub>0</sub>	Read Address: 2Eh + Base Address Power Reset Value N/A peak signal level. The information is in 16-bit 2's inceller. The high byte is in Register 2 and the low Read Address: 11h + Base Address
	ho Car ho Car 7 SP <sub>7</sub> se peak plement is in Re	detector relinear cod gister 1.	s, Sin Pe 5 SP <sub>5</sub> egisters a ed format , Error I , Error I	eak Detre eak Detre 4 SP4 Ilow the u presente Peak De Peak De	ect Regi ect Regi 3 SP3 Iser to more d in two 8 etect Reg	ister 1 ( ister 1 ) 2 SP <sub>2</sub> nitor the bit regist gister 2 gister 2	(SP) (SP) 1 SP1 send in sig ers for eac 2 (EP) 2 (EP)	SP <sub>0</sub> gnal (Sin) p h echo can	Read Address: 2Eh + Base Address Power Reset Value N/A beak signal level. The information is in 16-bit 2's celler. The high byte is in Register 2 and the low Read Address: 11h + Base Address Read Address: 31h + Base Address Power Reset Value
	ho Car ho Car 7 SP <sub>7</sub> se peak plement is in Re no Can to Can 7 EP <sub>15</sub>	Aceller A Aceller A B Celler A Celler A Celler A Celler A Celler A Celler A	A, Sin Pe B, Sin Pe 5 SP <sub>5</sub> egisters a led format , Error I , Error I 5 EP <sub>13</sub>	eak Detre eak Detre 4 SP4 Ilow the u presente Peak De Peak De 4 EP12 Peak De Peak De	ect Regi ect Regi 3 SP <sub>3</sub> iser to moo d in two 8 etect Reg atect Reg	ister 1 ( ister 1 ( 2 SP <sub>2</sub> nitor the bit regist gister 2 gister 2 2 EP <sub>10</sub> gister 1 gister 1	(SP) (SP) 1 Send in sig eres for eac 2 (EP) 2 (EP) 1 EP9	SP <sub>0</sub> gnal (Sin) p h echo can 0 EP <sub>8</sub>	Read Address: 2Eh + Base Address Power Reset Value N/A beak signal level. The information is in 16-bit 2's celler. The high byte is in Register 2 and the low Read Address: 11h + Base Address Read Address: 31h + Base Address Power Reset Value
h	ho Car ho Car 7 SP <sub>7</sub> se peak plement is in Re is in Re no Can 7 EP <sub>15</sub>	Aceller A Celler A Celler A Celler A Celler A Celler A Celler A	A, Sin Pe B, Sin Pe 5 SP <sub>5</sub> egisters a led format , Error I 5 EP <sub>13</sub>	Peak Det ak Det 4 SP <sub>4</sub> Ilow the u presente Peak De 4 EP <sub>12</sub> Peak De	ect Regi ect Regi 3 SP3 iser to moo d in two 8 etect Reg 3 EP11 etect Reg	ster 1 ( ster 1 ( 2 SP <sub>2</sub> nitor the bit regist gister 2 gister 2 2 EP <sub>10</sub> gister 1	(SP) (SP) 1 Send in sig eres for eac 2 (EP) 2 (EP) 1 EP9	SP <sub>0</sub> gnal (Sin) p h echo can	Read Address: 2Eh + Base Address Power Reset Value N/A Peak signal level. The information is in 16-bit 2's celler. The high byte is in Register 2 and the low Read Address: 11h + Base Address Read Address: 31h + Base Address Power Reset Value N/A Read Address: 10h + Base Address

Echo Canceller A, Double-Talk Detection Threshold Register 2Read/Write Address: 15h + Base AddressEcho Canceller B, Double-Talk Detection Threshold Register 2Read/Write Address: 35h + Base Address
<u>7 6 5 4 3 2 1 0</u> <u>48h</u>
$ \begin{array}{ c c c c c c c c c c c c c c c c c c c$
Echo Canceller A, Double-Talk Detection Threshold Register 1 Read/Write Address: 14h + Base Address Echo Canceller B, Double-Talk Detection Threshold Register 1 Read/Write Address: 34h + Base Address
<u>7 6 5 4 3 2 1 0</u> Power Reset Value
$\begin{bmatrix} DTDT_7 & DTDT_6 & DTDT_5 & DTDT_4 & DTDT_3 & DTDT_2 & DTDT_1 & DTDT_0 \end{bmatrix} (DTDT) $
This register allows the user to program the level of Double-Talk Detection Threshold (DTDT). The 16 bit 2's complement linear value <b>defaults</b> to 4800h= 0.5625 or -5dB. The maximum value is 7FFFh = 0.9999 or 0 dB. The high byte is in Register 2 and the low byte is in Register 1.
Echo Canceller A, Non-Linear Processor Threshold Register 2Read/Write Address: 19h + Base AddressEcho Canceller B, Non-Linear Processor Threshold Register 2Read/Write Address: 39h + Base Address
7         6         5         4         3         2         1         0         Power Reset Value           0Bh         0Bh
NLP15     NLP13     NLP12     NLP11     NLP10     NLP9     NLP8     (NLPTHR)
Echo Canceller A, Non-Linear Processor Threshold Register 1 Echo Canceller B, Non-Linear Processor Threshold Register 1 7 6 5 4 3 2 1 0 NLP <sub>7</sub> NLP <sub>6</sub> NLP <sub>5</sub> NLP <sub>4</sub> NLP <sub>3</sub> NLP <sub>2</sub> NLP <sub>1</sub> NLP <sub>0</sub> (NLPTHR)
$\begin{tabular}{ c c c c c c c c c c c c c c c c c c c$
This register allows the user to program the level of the Non-Linear Processor Threshold (NLPTHR). The 16 bit 2's complement linear value <b>defaults</b> to 0B60h = 0.0889 or -21.0dB. The maximum value is 7FFFh = 0.9999 or 0 dB. The high byte is in Register 2 and the low byte is in Register 1.
Echo Canceller A, Adaptation Step Size (MU) Register 2Read/Write Address: 1Bh + Base AddressEcho Canceller B, Adaptation Step Size (MU) Register 2Read/Write Address: 3Bh + Base Address
7         6         5         4         3         2         1         0         Power Reset Value 40h
$ \begin{array}{ c c c c c c c c c c c c c c c c c c c$
Echo Canceller A, Adaptation Step Size (MU) Register 1 Echo Canceller B, Adaptation Step Size (MU) Register 1 Read/Write Address: 1Ah + Base Address Read/Write Address: 3Ah + Base Address
$\begin{array}{c ccccccccccccccccccccccccccccccccccc$
This register allows the user to program the level of MU. MU is a 16 bit 2's complement value which defaults to 4000h = 1.0 The maximum value is 7FFFh or 1.9999 decimal. The high byte is in Register 2 and the low byte is in Register 1.

Ма	in Control Re	gister 0 (EC group 0) Read/Write Address: 400 <sub>H</sub>
7 WR_all	6 5 Ode Mirq M	4 3 2 1 0 ITDBI MTDAI Format LAW PWUP Reset Value: 00 <sub>H</sub> .
Bit	Name	Description
7	WR_all	Write all control bit: When high, Group 0-15 Echo Cancellers Registers are mapped into 0000h to 0003Fh which is Group 0 address mapping. Useful to initialize the 16 Groups of Echo Cancellers as per Group 0. When low, address mapping is per Figure 8. <b>Note:</b> Only the <b>Main Control Register 0</b> has the WR_all bit.
6	ODE	Output Data Enable: This control bit is logically AND'd with the ODE input pin. When both ODE bit and ODE input pin are high, the Rout and Sout outputs are enabled. When the ODE bit is low or the ODE input pin is low, the Rout and Sout outputs are high impedance. Note: Only the Main Control Register 0 has the ODE bit.
5	MIRQ	Mask Interrupt: When high, all the interrupts from the Tone Detectors output are masked. The Tone Detectors operate as specified in their Echo Canceller B, Control Register 2. When low, the Tone Detectors Interrupts are active. <b>Note:</b> Only the <b>Main Control Register 0</b> has the MIRQ bit.
4	MTDBI	Mask Tone Detector B Interrupt: When high, the Tone Detector interrupt output from Echo Canceller B is masked. The Tone Detector operates as specified in Echo Canceller B, Control Register 2. When low, the Tone Detector B Interrupt is active.
3	MTDAI	Mask Tone Detector A Interrupt: When high, the Tone Detector interrupt output from Echo Canceller A is masked. The Tone Detector operates as specified in Echo Canceller A, Control Register 2. When low, the Tone Detector A Interrupt is active.
2	Format	ITU-T/Sign Mag: When high, both Echo Cancellers A and B for a given group, accept ITU-T (G.711) PCM code. When low, both Echo Cancellers A and B for a given group, accept sign-magnitude PCM code.
1	LAW	A/ $\mu$ Law: When high, both Echo Cancellers A and B for a given group, accept A-Law companded PCM code. When low, both Echo Cancellers A and B for a given group, accept $\mu$ -Law companded PCM code.
0	PWUP	Power-UP: When high, both Echo Cancellers A and B and Tone Detectors for a given group, are active. When low, both Echo Cancellers A and B and Tone Detectors for a given group, are placed in Power Down mode. In this mode, the corresponding PCM data are bypassed from Rin to Rout and from Sin to Sout with two frames delay. When the PWUP bit toggles from zero to one, the echo canceller A and B execute their initialization routine which presets their registers, Base Address+00H to Base Address+3FH, to default Reset Value and clears the Adaptive Filter coefficients. Two frames are necessary for the initialization routine to execute properly. Once the initialization routine is executed, the user can set the per channel Control Registers for their specific application.

401<sub>H</sub>

Main Control Register 1	(EC group 1)
Main Control Register 2	(EC group 2)
Main Control Register 3	(EC group 3)
Main Control Register 4	(EC group 4)
Main Control Register 5	(EC group 5)
Main Control Register 6	(EC group 6)
Main Control Register 7	(EC group 7)
Main Control Register 8	(EC group 8)
Main Control Register 9	(EC group 9)
Main Control Register 10	(EC group 10)
Main Control Register 11	(EC group 11)
Main Control Register 12	(EC group 12)
Main Control Register 13	(EC group 13)
Main Control Register 14	(EC group 14)
Main Control Register 15	(EC group 15)

Read/Write Address: 402<sub>H</sub> Read/Write Address: 403<sub>H</sub> Read/Write Address: 404<sub>H</sub> Read/Write Address: 405<sub>H</sub> Read/Write Address:  $406_{H}$ Read/Write Address: 407<sub>H</sub> Read/Write Address: 408<sub>H</sub> Read/Write Address: 409<sub>H</sub> Read/Write Address: 40A<sub>H</sub> Read/Write Address:  $40B_{H}$ Read/Write Address:  $40C_{H}$ Read/Write Address: 40D<sub>H</sub> Read/Write Address: 40E<sub>H</sub> Read/Write Address:  $40F_{H}$ 

Read/Write Address:

7	6	5	4	3	2

unused unused Unused MTDBI MTDAI Format LAW

1

0

PWUP

Reset Value:

υυμ.
------

Bit	Name	Description
7-5	unused	Unused Bits.
4	MTDBI	Mask Tone Detector B Interrupt: When high, the Tone Detector interrupt output from Echo Canceller B is masked. The Tone Detector operates as specified in Echo Canceller B, Control Register 2. When low, the Tone Detector B Interrupt is active.
3	MTDAI	Mask Tone Detector A Interrupt: When high, the Tone Detector interrupt output from Echo Canceller A is masked. The Tone Detector operates as specified in Echo Canceller A, Control Register 2. When low, the Tone Detector A Interrupt is active.
2	Format	ITU-T/Sign Mag: When high, both Echo Cancellers A and B for a given group, select ITU-T (G.711) PCM code. When low, both Echo Cancellers A and B for a given group, select sign-magnitude PCM code.
1	LAW	A/ $\mu$ Law: When high, both Echo Cancellers A and B for a given group, select A-Law companded PCM code. When low, both Echo Cancellers A and B for a given group, select m-Law companded PCM code.
0	PWUP	Power-UP: When high, both Echo Cancellers A and B and Tone Detectors for a given group, are active. When low, both Echo Cancellers A and B and Tone Detectors for a given group, are placed in Power Down mode. In this mode, the corresponding PCM data are bypassed from Rin to Rout and from Sin to Sout with two frames delay. When the PWUP bit toggles from zero to one, the echo cancellers A and B execute their initialization routine which presets their registers, Base Address+00H to Base Address+3FH, to default Reset Value and clears the Adaptive Filter coefficients. Two frames are necessary for the initialization routine to execute properly. Once the initialization routine is executed, the user can set the per channel Control Registers for their specific application.

Interrupt FIFO Register		Read Address:	410 <sub>H</sub> (Read only)				
7	6 5 4	3 2 1 0					
IRQ	0 0 14	I3 I2 I1 I0	Reset Value:	00 <sub>H</sub> .			
Bit	Name		Description				
7	IRQ	Logic high indicates an interru FIFO register is read. Logic Low indicates that no int					
6:5	0	Unused bits. Always zero					
4:0	4:0 I<4:0> I<4:0> binary code indicates the channel number at which a Tone Detector state change has occurred. Note: Whenever a Tone Disable is detected or released, an interrupt is generated.						

Test Register			Read/Write Address	: 411 <sub>H</sub>
7	6 5	4 3 2 1 0		
res	res res	es res res Tirq	Reset Value:	00 <sub>H</sub> .
Bit	Name		Description	
7:1	res	Reserved bits. Must always be	e set to zero for normal	operation.
0	Tirq	Test IRQ: Useful for the applic When high, any change to MT cause an interrupt and its corr Interrupt FIFO Register. When low, normal operation is	DBI and MTDAI bits of responding channel nun	the Main Control Register will

# **Absolute Maximum Ratings\***

	Parameter	Symbol	Min	Max	Units
1	I/O Supply Voltage (V <sub>DD1</sub> )	V <sub>DD_IO</sub>	-0.5	5.0	V
2	Core Supply Voltage (V <sub>DD2</sub> )	V <sub>DD_CORE</sub>	-0.5	2.5	V
3	Input Voltage	V <sub>I3</sub>	V <sub>SS</sub> - 0.5	V <sub>DD1</sub> +0.5	V
4	Input Voltage on any 5V Tolerant I/O pins	V <sub>I5</sub>	V <sub>SS</sub> - 0.3	7.0	V
5	Continuous Current at digital outputs	I <sub>o</sub>		20	mA
6	Package power dissipation	PD		2	W
7	Storage temperature	Τ <sub>S</sub>	-55	150	°C

\* Exceeding these values may cause permanent damage. Functional operation under these conditions is not implied.

# Recommended Operating Conditions - Voltages are with respect to ground (Vss) unless otherwise stated.

	Characteristics	Sym	Min	Тур <sup>‡</sup>	Max	Units
1	Operating Temperature	T <sub>OP</sub>	-40		+85	°C
2	I/O Supply Voltage (V <sub>DD_IO</sub> )	V <sub>DD1</sub>	3.0	3.3	3.6	V
3	Core Supply Voltage (V <sub>DD_CORE</sub> )	V <sub>DD2</sub>	1.7	1.8	1.9	V
4	Input High Voltage on 3.3V tolerant I/O	V <sub>IH3</sub>	0.7V <sub>DD1</sub>		V <sub>DD1</sub>	V
5	Input High Voltage on 5V tolerant I/O pins	V <sub>IH5</sub>	0.7V <sub>DD1</sub>		5.5	V
6	Input Low Voltage	V <sub>IL</sub>			0.3V <sub>DD1</sub>	V

‡ Typical figures are at 25°C and are for design aid only: not guaranteed and not subject to production testing

# DC Electrical Characteristics<sup>†</sup> - Voltages are with respect to ground (V<sub>ss</sub>) unless otherwise stated.

		Characteristics	Sym	Min	Тур <sup>‡</sup>	Мах	Units	Test Conditions
		Static Supply Current	I <sub>CC</sub>			250	μA	RESET = 0
1		IDD_IO (V <sub>DD</sub> 1 = 3.3V)	I <sub>DD_IO</sub>		10		mA	All 32 channels active
		IDD_CORE ( $V_{DD}^2 = 1.8V$ )	I <sub>DD_CORE</sub>		65		mA	All 32 channels active
2		Power Consumption	P <sub>C</sub>		150		mW	All 32 channels active
3	N P	Input High Voltage	V <sub>IH</sub>	0.7V <sub>DD1</sub>			V	
4	U т	Input Low Voltage	V <sub>IL</sub>			0.3V <sub>DD1</sub>	V	
5	S	Input Leakage Input Leakage on Pullup Input Leakage on Pulldown	I <sub>IH</sub> /I <sub>IL</sub> I <sub>LU</sub> I <sub>LD</sub>		-30 30	10 -55 65	μΑ μΑ μΑ	$V_{IN}=V_{SS}$ to $V_{DD1}$ or 5.5V $V_{IN}=V_{SS}$ $V_{IN}=V_{DD1}$ See Note 1
6		Input Pin Capacitance	Cl			10	pF	
7	0 U	Output High Voltage	V <sub>OH</sub>	0.8V <sub>DD1</sub>			V	I <sub>OH</sub> = 12 mA
8	T P	Output Low Voltage	V <sub>OL</sub>			0.4	V	I <sub>OL</sub> = 12 mA
9	U U T	High Impedance Leakage	I <sub>OZ</sub>			10	μΑ	$V_{IN}=V_{SS}$ to 5.5V
10	S	Output Pin Capacitance	C <sub>O</sub>			10	pF	

Characteristics are over recommended operating conditions unless otherwise stated t

Typical figures are at 25°C, V<sub>DD1</sub> =3.3V and are for design aid only: not guaranteed and not subject to production testing.
 \* Note 1: Maximum leakage on pins (output or I/O pins in high impedance state) is over an applied voltage (V<sub>IN</sub>).

# AC Electrical Characteristics<sup>†</sup> - Timing Parameter Measurement Voltage Levels

- Voltages are with respect to ground (V<sub>ss</sub>) unless otherwise stated.

	Characteristics	Sym	Level	Units	Conditions
1	CMOS Threshold	V <sub>TT</sub>	0.5V <sub>DD1</sub>	V	
2	CMOS Rise/Fall Threshold Voltage High	V <sub>HM</sub>	0.7V <sub>DD1</sub>	V	
3	CMOS Rise/Fall Threshold Voltage Low	V <sub>LM</sub>	0.3V <sub>DD1</sub>	V	

† Characteristics are over recommended operating conditions unless otherwise stated

# AC Electrical Characteristics<sup>†</sup> - Frame Pulse and C4i

	Characteristic	Sym	Min	Typ <sup>‡</sup>	Max	Units	Notes
1	Frame pulse width (ST-BUS, GCI)	t <sub>FPW</sub>	20		2* t <sub>CP</sub> -20	ns	
2	Frame Pulse Setup time before C4i falling (ST-BUS or GCI)	t <sub>FPS</sub>	10	122	150	ns	
3	Frame Pulse Hold Time from $\overline{C4i}$ falling (ST-BUS or GCI)	t <sub>FPH</sub>	10	122	150	ns	
4	C4i Period	t <sub>CP</sub>	190	244.1	300	ns	
5	C4i Pulse Width High	t <sub>CH</sub>	85		150	ns	
6	C4i Pulse Width Low	t <sub>CL</sub>	85		150	ns	
7	C4i Rise/Fall Time	t <sub>r</sub> , t <sub>f</sub>			10	ns	

† Characteristics are over recommended operating conditions unless otherwise stated

‡ Typical figures are at 25°C, V<sub>DD1</sub> = 3.3V and for design aid only: not guaranteed and not subject to production testing

# AC Electrical Characteristics<sup>†</sup> - Serial Streams for ST-BUS and GCI Backplanes

	Characteristic	Sym	Min	Typ‡	Max	Units	Test Conditions
1	Rin/Sin Set-up Time	t <sub>SIS</sub>	10			ns	
2	Rin/Sin Hold Time	t <sub>SIH</sub>	10			ns	
3	Rout/Sout Delay - Active to Active	t <sub>SOD</sub>			60	ns	C <sub>L</sub> =150pF
4	Output Data Enable (ODE) Delay	t <sub>ODE</sub>			30	ns	C <sub>L</sub> =150pF, R <sub>L</sub> =1K See Note 1

† Characteristics are over recommended operating conditions unless otherwise stated

<sup>+</sup> Typical figures are at 25°C, V<sub>DD1</sub> = 3.3V and for design aid only: not guaranteed and not subject to production testing
 \* Note1: High Impedance is measured by pulling to the appropriate rail with R<sub>L</sub>, with timing corrected to cancel time taken to discharge C<sub>L</sub>.




Figure 9 - ST-BUS Timing at 2.048 Mb/s




Figure 10 - GCI Interface Timing at 2.048 Mb/s




Figure 11 - Output Driver Enable (ODE)

# $\label{eq:ACElectrical Characteristics} \mbox{ - Master Clock - Voltages are with respect to ground (V_{SS}). unless otherwise stated.$

	Characteristic	Sym	Min	Typ‡	Max	Units	Notes
1	Master Clock Frequency, - Fsel = 0 - Fsel = 1	f <sub>MCF0</sub> f <sub>MCF1</sub>	19.0 9.5	20.0 10.0	21.0 10.5	MHz MHz	
2	Master Clock Low	t <sub>MCL</sub>	20			ns	
3	Master Clock High	t <sub>MCH</sub>	20			ns	

† Characteristics are over recommended operating conditions unless otherwise stated

<sup>+</sup> Typical figures are at 25°C, V<sub>DD1</sub> = 3.3V and for design aid only: not guaranteed and not subject to production testing




Figure 12 - Master Clock


	Characteristics	Sym	Min	Тур‡	Max	Units	Test Conditions
1	CS setup from DS falling	t <sub>CSS</sub>	0			ns	
2	R/W setup from DS falling	t <sub>RWS</sub>	0			ns	
3	Address setup from DS falling	t <sub>ADS</sub>	0			ns	
4	CS hold after DS rising	t <sub>CSH</sub>	0			ns	
5	R/W hold after DS rising	t <sub>RWH</sub>	0			ns	
6	Address hold after DS rising	t <sub>ADH</sub>	0			ns	
7	Data delay on read	t <sub>DDR</sub>			79	ns	C <sub>L</sub> =150pF, R <sub>L</sub> =1K
8	Data hold on read	t <sub>DHR</sub>	3		15	ns	C <sub>L</sub> =150pF, R <sub>L</sub> =1K See Note 1
9	Data setup on write	t <sub>DSW</sub>	0			ns	
10	Data hold on write	t <sub>DHW</sub>	0			ns	
11	Acknowledgment delay	t <sub>AKD</sub>			80	ns	C <sub>L</sub> =150pF, R <sub>L</sub> =1K
12	Acknowledgment hold time	t <sub>AKH</sub>	0		8	ns	C <sub>L</sub> =150pF, R <sub>L</sub> =1K, See Note 1
13	IRQ delay	t <sub>IRD</sub>	20		65	ns	C <sub>L</sub> =150pF, R <sub>L</sub> =1K, See Note 1

# AC Electrical Characteristics<sup>†</sup> - Motorola Non-Multiplexed Bus Mode


† Characteristics are over recommended operating conditions unless otherwise stated

Typical figures are at 25°C, V<sub>DD1</sub> = 3.3V and for design aid only: not guaranteed and not subject to production testing
 Note 1:High Impedance is measured by pulling to the concentrate reliability.

Note 1:High Impedance is measured by pulling to the appropriate rail with R<sub>L</sub>, with timing corrected to cancel time taken to discharge C<sub>L</sub>.








### MT93L00AB 100-Pin LQFP - B Suffix

Dim	100	-Pin			
Dim	Min	Max			
A	-	0.063 (1.60)			
A1	0.002 (0.05)	0.006 (0.15)			
A2	0.053 (1.35)	0.057 (1.45)			
b	0.007 (0.17)	0.011 (0.27)			
D	0.6 (16.00				
D1	0.5 (14.00	51 BSC)			
е		20 BSC)			
E		30 BSC)			
E1	0.5 (14.00	51 BSC)			



MT93L00AV 208-Ball LBGA



#### http://www.zarlink.com

World Headquarters - Canada Tel: +1 (613) 592 0200 Fax: +1 (613) 592 1010

North America - West Coast Tel: (858) 675-3400 Fax: (858) 675-3450

> **Asia/Pacific** Tel: +65 333 6193 Fax: +65 333 6192

North America - East Coast Tel: (978) 322-4800 Fax: (978) 322-4888

Europe, Middle East, and Africa (EMEA) Tel: +44 (0) 1793 518528 Fax: +44 (0) 1793 518581

Information relating to products and services furnished herein by Zarlink Semiconductor Inc. trading as Zarlink Semiconductor or its subsidiaries (collectively "Zarlink") is believed to be reliable. However, Zarlink assumes no liability for errors that may appear in this publication, or for liability otherwise arising from the application or use of any such information, product or service or for any infringement of patents or other intellectual property rights owned by third parties which may result from such application or use. Neither the supply of such information or purchase of product or service conveys any license, either express or implied, under patents or other intellectual property rights owned by Zarlink, or non-Zarlink furnished goods or services may infringe patents or other intellectual property rights owned by Zarlink, or non-Zarlink furnished goods or services may infringe patents or other intellectual property rights owned by Zarlink.

This publication is issued to provide information only and (unless agreed by Zarlink in writing) may not be used, applied or reproduced for any purpose nor form part of any order or contract nor to be regarded as a representation relating to the products or services concerned. The products, their specifications, services and other information appearing in this publication are subject to change by Zarlink without notice. No warranty or guarantee express or implied is made regarding the capability, performance or suitability of any product or service. Information concerning possible methods of use is provided as a guide only and does not constitute any guarantee that such methods of use will be satisfactory in a specific piece of equipment. It is the user's responsibility to fully determine the performance and suitability of any equipment using such information and to ensure that any publication or data used is up to date and has not been superseded. Manufacturing does not necessarily include testing of all functions or parameters. These products are not suitable for use in any medical products whose failure to perform may result in significant injury or death to the user. All products and materials are sold and services provided subject to Zarlink Semiconductor's conditions of sale which are available on request.

Purchase of Zarlink's I<sup>2</sup>C components conveys a licence under the Philips I<sup>2</sup>C Patent rights to use these components in an I<sup>2</sup>C System, provided that the system conforms to the I<sup>2</sup>C Standard Specification as defined by Philips

Zarlink and the Zarlink Semiconductor logo are trademarks of Zarlink Semiconductor Inc. Copyright 2001, Zarlink Semiconductor Inc. All rights reserved.

TECHNICAL DOCUMENTATION - NOT FOR RESALE