

# ISO<sup>2</sup>-CMOS MT9160B/61B 5 Volt Multi-Featured Codec (MFC)

Advance Information

### Features

- Improved idle channel noise over MT9160
- MT9161 version features a delayed framing pulse in SSI and ST-BUS modes to facilitate cascaded devices
- Programmable μ-Law/A-Law Codec and Filters
- Programmable ITU-T G.711/sign-magnitude coding
- Programmable transmit, receive and side-tone gains
- Fully differential interface to handset transducers including 300 ohm receiver driver
- Flexible digital interface including ST-BUS/SSI
- Serial microport or default controllerless mode
- Single 5 volt supply
- Low power operation
- ITU-T G.714 compliant

# Applications

- Digital telephone sets
- Cellular radio sets
- Local area communications stations

DS5145	ISSUE 3	March 1999				
	Ordering Informatio	n				
MT9161BE	24 Pin Plastic D	0IP(600 mil)				
MT9160BE	24 Pin Plastic D	0IP(600 mil)				
MT9161BS						
MT9160BS	20 Pin SOIC					
MT9161BN	24 Pin SSOP					
MT9160BN	20 Pin SSOP					
	-40°C to +85°C					
	-40°C to +85°C					

## Description

The MT9160B/61B 5V Multi-featured Codec incorporates a built-in Filter/Codec, gain control and programmable sidetone path as well as on-chip anti-alias filters, reference voltage and bias source. The device supports both ITU-T and sign-magnitude A-Law and  $\mu$ -Law requirements.

Complete telephony interfaces are provided for connection to handset transducers. Internal register access is provided through a serial microport compatible with various industry standard micro-controllers. The device also supports controllerless operation utilizing the default register conditions.

The MT9160B/61B is fabricated in Zarlink's ISO<sup>2</sup>-CMOS technology ensuring low power consumption and high reliability.





Figure 1 - Functional Block Diagram





# **Pin Description**

Pin # 20 Pin	Pin # 24 Pin	Name	Description
1	1	V <sub>Bias</sub>	<b>Bias Voltage (Output).</b> (V <sub>DD</sub> /2) volts is available at this pin for biasing external amplifiers. Connect 0.1 $\mu$ F capacitor to V <sub>SSA</sub> ,Connect 1 $\mu$ F capacitor to Vref.
2	2	V <sub>Ref</sub>	<b>Reference Voltage for Codec (Output).</b> Nominally $[(V_{DD}/2)-1.9]$ volts. Used internally. Connect 0.1 $\mu$ F capacitor to V <sub>SSA</sub> ,Connect 1 $\mu$ F capacitor to VBias.
3	4	PWRST	<b>Power-up Reset (Input).</b> CMOS compatible input with Schmitt Trigger (active low). Resets internal state of device.
4	5	IC	Internal Connection. Tie externally to V <sub>SSD</sub> for normal operation.
5	6	Α/μ/IRQ	$A\sqrt{\mu}$ - When internal control bit DEn = 0 this CMOS level compatible input pin governs the companding law used by the filter/Codec; $\mu$ -Law when tied to V <sub>SSD</sub> and A-Law when tied to V <sub>DD</sub> . Logically OR'ed with A/ $\mu$ register bit. IRQ - When internal control bit DEn = 1 this pin becomes an open-drain interrupt output signalling valid access to the D-Channel registers in ST-BUS mode.
6	7	V <sub>SSD</sub>	Digital Ground. Nominally 0 volts.
7	8	CS	<b>Chip Select (Input).</b> This input signal is used to select the device for microport data transfers. Active low. CMOS level compatible.
8	10	SCLK	Serial Port Synchronous Clock (Input). Data clock for microport. CMOS level compatible.
9	11	DATA 1	<b>Bidirectional Serial Data.</b> Port for microprocessor serial data transfer. In Motorola/ National mode of operation, this pin becomes the data transmit pin only and data receive is performed on the DATA 2 pin. Input CMOS level compatible.
10	12	DATA 2	<b>Serial Data Receive.</b> In Motorola/National mode of operation, this pin is used for data receive. In Intel mode, serial data transmit and receive are performed on the DATA 1 pin and DATA 2 is disconnected. Input CMOS level compatible.
11	13	D <sub>out</sub>	<b>Data Output.</b> A high impedance three-state digital output for 8 bit wide channel data being sent to the Layer 1 transceiver. Data is shifted out via this pin concurrent with the rising edge of the bit clock during the timeslot defined by STB, or according to standard ST-BUS timing.
12	14	D <sub>in</sub>	<b>Data Input.</b> A digital input for 8 bit wide channel data received from the Layer 1 transceiver. Data is sampled on the falling edge of the bit clock during the timeslot defined by STB, or according to standard ST-BUS timing. Input level is CMOS compatible.

# **Pin Description (continued)**

Pin # 20 Pin	Pin # 24 Pin	Name	Description
13	15	STB/F0i	<b>Data Strobe/Frame Pulse (Input).</b> For SSI mode this input determines the 8 bit timeslot used by the device for both transmit and receive data. This active high signal has a repetition rate of 8 kHz. Standard frame pulse definitions apply in ST-BUS mode (refer to figure 11). CMOS level compatible input.
	16 (MT9161B only)	STBd/ FOod	<b>Delayed Frame Pulse Output</b> . In SSI mode, an 8 bit wide strobe is output after the first strobe goes low. In ST-BUS mode, a frame pulse is output 4 channel time slots after /F0i.
14	17	CLOCKin	<b>Clock (Input).</b> The clock provided to this input pin is used for the internal device functions. For SSI mode connect the bit clock to this pin when it is 512 kHz or greater. Connect a 4096 kHz clock to this input when the available bit clock is 128 kHz or 256 kHz. For ST-BUS mode connect $\overline{C4i}$ to this pin. CMOS level compatible.
15	18	V <sub>DD</sub>	Positive Power Supply (Input). Nominally 5 volts.
16	19	HSPKR-	Inverting Handset Speaker (Output). Output to the handset speaker (balanced).
17	20	HSPKR+	Non-Inverting Handset Speaker (Output). Output to the handset speaker (balanced).
18	22	V <sub>SSA</sub>	Analog Ground (Input). Nominally 0 volts.
19	23	M-	Inverting Microphone (Input). Inverting input to microphone amplifier from the handset microphone.
20	24	M+	<b>Non-Inverting Microphone (Input).</b> Non-inverting input to microphone amplifier from the handset microphone.
	3,9, 16,21	NC	No Connect. (24 Pin Packages only). Pin 16 is NC for MT9160B.

## Overview

The 5V Multi-featured Codec (MFC) features complete Analog/Digital and Digital/Analog conversion of audio signals (Filter/Codec) and an analog interface to a standard handset transmitter and receiver (Transducer Interface). The receiver amplifier is capable of driving a 300 ohm load.

Each of the programmable parameters within the functional blocks is accessed through a serial microcontroller port compatible with Intel MCS-51<sup>®</sup>, Motorola SPI<sup>®</sup> and National Semiconductor Microwire<sup>®</sup> specifications. These parameters include: gain control, power down, mute, B-Channel select (ST-BUS mode), C&D channel control/access, law control, digital interface programming and loopback. Optionally the device may be used in a controllerless mode utilizing the power-on default settings.

# **Functional Description**

#### Filter/Codec

The Filter/Codec block implements conversion of the analog 0-3.3 kHz speech signals to/from the digital domain compatible with 64 kb/s PCM B-Channels. Selection of companding curves and digital code assignment are programmable. These are ITU-T G.711 A-law or  $\mu$ -Law, with true-sign/Alternate Digit Inversion or true-sign/Inverted Magnitude coding, respectively. Optionally, sign-magnitude coding may also be selected for proprietary applications.

The Filter/Codec block also implements transmit and receive audio path gains in the analog domain. A programmable gain, voice side-tone path is also included to provide proportional transmit speech feedback to the handset receiver. This side tone path feature is disabled by default. Figure 3 depicts the nominal half-channel and side-tone gains for the MT9160B/61B.

In the event of  $\overline{PWRST}$ , the MT9160B/61B defaults such that the side-tone path is off, all programmable gains are set to 0dB and ITU-T  $\mu$ -Law is selected. Further, the digital port is set to SSI mode operation at 2048 kb/s and the FDI and driver sections are powered up. (See Microport section)

The internal architecture is fully differential to provide the best possible noise rejection as well as to allow a wide dynamic range from a single 5 volt supply design. This fully differential architecture is continued into the Transducer Interface section to provide full chip realization of these capabilities for the handset functions.

A reference voltage (V<sub>Ref</sub>), for the conversion requirements of the Codec section, and a bias voltage (V<sub>Bias</sub>), for biasing the internal analog sections, are both generated on-chip. V<sub>Bias</sub> is also brought to an external pin so that it may be used for biasing external gain setting amplifiers. A 0.1µF capacitor must be connected from V<sub>Bias</sub> to analog ground at all times. Although V<sub>Ref</sub> may only be used internally, a 0.1µF capacitor must be connected from V<sub>Bias</sub> and V<sub>Ref</sub> to ground. The analog ground reference point for these two capacitors must be physically the same point. Connect a 1µF capacitor between V<sub>Bias</sub> and V<sub>Ref</sub> to ensure a quiet reference voltage. To facilitate this the V<sub>Ref</sub> and V<sub>Bias</sub> pins are situated on adjacent pins.

The transmit filter is designed to meet ITU-T G.714 specifications. The nominal gain for this filter is 0 dB (gain control = 0 dB). Gain control allows the output signal to be increased up to 7 dB. An anti-aliasing filter is included. This is a second order lowpass implementation with a corner frequency at 25 kHz.

The receive filter is designed to meet ITU-T G.714 specifications. The nominal gain for this filter is 0 dB (gain control = 0dB). Gain control allows the output signal to be attenuated up to 7 dB. Filter response is peaked to compensate for the sinx/x attenuation caused by the 8 kHz sampling rate.

Side-tone is derived from the input of the Tx filter and is not subject to the gain control of the Tx filter section. Side-tone is summed into the receive handset transducer driver path after the Rx filter gain control section so that Rx gain adjustment will not affect side-tone levels. The side-tone path may be enabled/disabled with the gain control bits located in Gain Control Register 2 (address 01h).

Transmit and receive filter gains are controlled by the  $TxFG_0$ - $TxFG_2$  and  $RxFG_0$ - $RxFG_2$  control bits, respectively. These are located in Gain Control

Register 1 (address 00h). Transmit filter gain is adjustable from 0 dB to +7 dB and receive filter gain from 0dB to -7 dB, both in 1 dB increments.

Side-tone filter gain is controlled by the  $STG_0-STG_2$  control bits located in Gain Control Register 2 (address 01h). Side-tone gain is adjustable from -9.96 dB to +9.96 dB in 3.32 dB increments.

Companding law selection for the Filter/Codec is provided by the A/ $\mu$  companding control bit while the coding scheme is controlled by the Smag/ITU-T control bit. The A/ $\mu$  control bit is logically OR'ed with the A/ $\mu$  pin providing access in both controller and controllerless modes. Both A/ $\mu$  and Smag/ITU-T reside in Control Register 2 (address 04h). Table 1 illustrates these choices.

Code	Sign/	ITU-T (G.711)				
Code	Magnitude	μ <b>-Law</b>	A-Law			
+ Full Scale	1111 1111	1000 0000	1010 1010			
+ Zero	1000 0000	1111 1111	1101 0101			
-Zero (quiet code)	0000 0000	0111 1111	0101 0101			
- Full Scale	0111 1111	0000 0000	0010 1010			

Table 1 - PCM Coding

#### **Transducer Interfaces**

Standard handset transducer interfaces are provided by the MT9160B/61B. These are:

- The handset microphone inputs (transmitter), pins M+/M-. The transmit path gain path may be adjusted to either 6.0 dB or 15.3 dB. Control of this gain is provided by the TxINC control bit (Gain Control register 1, address 00h).
- The handset speaker outputs (receiver), pins HSPKR+/HSPKR-. This internally compensated fully differential output driver is capable of driving the load shown in Figure 3. The nominal receive path gain may be adjusted to either 0 dB, -6 dB or -12 dB. Control of this gain is provided by the RxINC control bit (Gain Control register 1, address 00h). This gain adjustment is in addition to the programmable gain provided by the receive filter.

The serial microport, compatible with Intel MCS-51 (mode 0), Motorola SPI (CPOL=0,CPHA=0) and National Semiconductor Microwire specifications provides access to all MT9160B/61B internal read and write registers. This microport consists of a transmit/receive data pin (DATA1), a receive data pin




Figure 3 - Audio Gain Partitioning

(DATA2), a chip select pin ( $\overline{CS}$ ) and a synchronous data clock pin (SCLK). For D-channel contention control, in ST-BUS mode, this interface provides an open-drain interrupt output ( $\overline{IRQ}$ ).

The microport dynamically senses the state of the serial clock (SCLK) each time chip select becomes active. The device then automatically adjusts its internal timing and pin configuration to conform to Intel or Motorola/National requirements. If SCLK is high during chip select activation then Intel mode 0 timing is assumed. The DATA1 pin is defined as a bi-directional (transmit/receive) serial port and DATA2 is internally disconnected. If SCLK is low during chip select activation then Motorola/National timing is assumed. Motorola processor mode CPOL=0, CPHA=0 must be used. DATA1 is defined as the data transmit pin while DATA2 becomes the data receive pin. Although the dual port Motorola controller configuration usually supports full-duplex communication, only half-duplex communication is possible in the MT9160B/61B. The micro must discard non-valid data which it clocks in during a valid write transfer to the MT9160B/61B. During a valid read transfer from the MT9160B/61B data simultaneously clocked out by the micro is ignored by the MT9160B/61B.

All data transfers through the microport are two-byte transfers requiring the transmission of a Command/ Address byte followed by the data byte written or read from the addressed register. CS must remain asserted for the duration of this two-byte transfer. As shown in Figures 5 and 6 the falling edge of  $\overline{CS}$ indicates to the MT9160B/61B that a microport transfer is about to begin. The first 8 clock cycles of SCLK after the falling edge of  $\overline{CS}$  are always used to receive the Command/Address byte from the Command/Address microcontroller. The byte contains information detailing whether the second byte transfer will be a read or a write operation and at what address. The next 8 clock cycles are used to transfer the data byte between the MT9160B/61B and the microcontroller. At the end of the two-byte transfer  $\overline{CS}$  is brought high again to terminate the session. The rising edge of  $\overline{CS}$  will tri-state the output driver of DATA1 which will remain tri-stated as long as  $\overline{CS}$  is high.

Intel processors utilize least significant bit first transmission while Motorola/National processors employ most significant bit first transmission. The MT9160B/61B microport automatically accommodates these two schemes for normal data bytes. However, to ensure decoding of the R/W and address information, the Command/Address byte is defined differently for Intel operation than it is for

Motorola/National operation. Refer to the relative timing diagrams of Figures 5 and 6.

Receive data is sampled on the rising edge of SCLK while transmit data is made available concurrent with the falling edge of SCLK.

#### **Flexible Digital Interface**

A serial link is required to transport data between the MT9160B/61B and an external digital transmission device. The MT9160B/61B utilizes the ST-BUS architecture defined by Zarlink Semiconductor but




Figure 4 - Serial Port Relative Timing for Intel Mode 0

COMMAND/ADDRESS       Image: Command/Address       Image: Command/Address       Image: Command/Address         DATA 2 RECEIVE       D7       D6       D5       D4       D3       D2       D1       D0       Image: Command/Address         DATA 1 TRANSMIT       Image: Command/Address       Image: Command/Address       Image: Command/Address       Image: Command/Address         DATA 1 TRANSMIT       Image: Command/Address       Image: Command/Address       Image: Command/Address       Image: Command/Address         SCLK 2       Image: Command/Address       Image: Command/Address       Image: Command/Address       Image: Command/Address         0       Delays due to internal processor timing which are transparent.       Image: Command/Address       Image: Command/Address       Image: Command/Address         0       Delays due to internal processor timing which are transparent.       Image: Command/Address       Image: Command/Address       Image: Command/Address         0       Delays due to internal processor timing edge of SCLK. .outputs transmit data on the failing edge of SCLK. .outputs transmit data on the failing edge of SCLK.       Image: Command/Address       Image: Command/Address       Image: Command/Address         0       Delays due to internal processor timing which are transmitted from the microprocessor. The subsequent byte is always data until terminated via CS returning high.       Image: Command/Address       Image: Comm			
RECEIVE D7 D6 D5 D4 D3 D2 D1 D0 D7 D6 D5 D4 D3 D2 D1 D0 D7 D6 D5 D4 D3 D2 D1 D0 DATA 1 TRANSMIT SCLK @ 0 Delays due to internal processor timing which are transparent. 0 Delays due to internal processor timing which are transparent. 0 Delays due to internal processor timing which are transparent. 0 Delays due to internal processor timing which are transparent. 0 Delays due to internal processor timing which are transparent. 0 Delays due to internal processor timing which are transparent. 0 Delays due to internal processor timing which are transparent. 0 Delays due to internal processor timing which are transparent. 0 The MT9160:-latches received data on the rising edge of SCLK. - outputs transmit data on the falling edge of SCLK. 0 The falling edge of CS indicates that a COMMAND/ADDRESS byte will be transmitted from the microprocessor. The subsequent byte is always data until terminated via CS returning high. 0 A new COMMAND/ADDRESS byte may be loaded only by CS cycling high then low again. 0 The COMMAND/ADDRESS byte contains: 1 bit - Read/Write D7 C C C C C C C C C C C C C C C C C C	COMMAND/ADDRESS 5 1	DATA INPUT/OUTPUT	(1) (4) COMMAND/ADDRESS:
<ul> <li>TRANSMIT</li> <li>SCLK ②</li> <li>SCLK ②</li> <li>SCLK ③</li> <li>Delays due to internal processor timing which are transparent.</li> <li>③</li> <li>① Delays due to internal processor timing which are transparent.</li> <li>③</li> <li>③</li> <li>① Delays due to internal processor timing which are transparent.</li> <li>③</li> <li>③</li> <li>① Delays due to internal processor timing which are transparent.</li> <li>③</li> <li>③</li> <li>① Delays due to internal processor timing which are transparent.</li> <li>③</li> <li>③</li> <li>① Delays due to internal processor timing which are transparent.</li> <li>③</li> <li>③</li> <li>③</li> <li>① Delays due to internal processor timing which are transparent.</li> <li>③</li> <li>③</li> <li>③</li> <li>① Delays due to internal processor timing which are transparent.</li> <li>③</li> <li>③</li> <li>③</li> <li>① Delays due to internal processor timing which are transparent.</li> <li>③</li> <li>③</li> <li>③</li> <li>① Delays due to internal processor timing dege of SCLK.</li> <li>○ utputs transmit data on the falling edge of SCLK.</li> <li>③</li> <li>③</li> <li>③</li> <li>③</li> <li>① The falling edge of CS indicates that a COMMAND/ADDRESS byte will be transmitted from the microprocessor. The subsequent byte is always data until terminated via CS returning high.</li> <li>④ A new COMMAND/ADDRESS byte may be loaded only by CS cycling high then low again.</li> <li>⑤ The COMMAND/ADDRESS byte contains: 1 bit - Read/Write</li> <li>D<sub>7</sub> </li> </ul>		$D_7$ $D_6$ $D_5$ $D_4$ $D_3$ $D_2$ $D_1$ $D_0$	$\begin{array}{c c c c c c c c c c c c c c c c c c c $
<ul> <li>CS</li> <li>O Delays due to internal processor timing which are transparent.</li> <li>The MT9160:-latches received data on the rising edge of SCLK. -outputs transmit data on the falling edge of SCLK.</li> <li>The falling edge of CS indicates that a COMMAND/ADDRESS byte will be transmitted from the microprocessor. The subsequent byte is always data until terminated via CS returning high.</li> <li>A new COMMAND/ADDRESS byte may be loaded only by CS cycling high then low again.</li> <li>The COMMAND/ADDRESS byte contains: 1 bit - Read/Write</li> </ul>		$D_7$ $D_6$ $D_5$ $D_4$ $D_3$ $D_2$ $D_1$ $D_0$	$\begin{array}{c ccccccccccccccccccccccccccccccccccc$
<ul> <li>③</li> <li>③</li> <li>③</li> <li>① Delays due to internal processor timing which are transparent.</li> <li>③</li> <li>③</li> <li>③</li> <li>③</li> <li>③</li> <li>① Delays due to internal processor timing which are transparent.</li> <li>③</li> <li>③</li> <li>③</li> <li>① Delays due to internal processor timing which are transparent.</li> <li>③</li> <li>③</li> <li>③</li> <li>① Delays due to internal processor timing which are transparent.</li> <li>③</li> <li>③</li> <li>③</li> <li>① Delays due to internal processor timing which are transparent.</li> <li>③</li> <li>③</li> <li>③</li> <li>① Delays due to internal processor timing which are transparent.</li> <li>③</li> <li>③</li> <li>③</li> <li>① Delays due to internal processor timing which are transparent.</li> <li>③</li> <li>③</li> <li>③</li> <li>① Delays due to internal processor timing which are transparent.</li> <li>③</li> <li>③</li> <li>③</li> <li>③</li> <li>① Delays due to internal processor timing which are transparent.</li> <li>③</li> <li>③</li> <li>③</li> <li>③</li> <li>③</li> <li>①</li> <li>①</li> <li>②</li> <li>②</li> <li>③</li> <li>○</li> <li>○</li></ul>			
<ul> <li>② The MT9160:-latches received data on the rising edge of SCLK. -outputs transmit data on the falling edge of SCLK.</li> <li>③ The falling edge of CS indicates that a COMMAND/ADDRESS byte will be transmitted from the microprocessor. The subsequent byte is always data until terminated via CS returning high.</li> <li>④ A new COMMAND/ADDRESS byte may be loaded only by CS cycling high then low again.</li> <li>⑤ The COMMAND/ADDRESS byte contains: 1 bit - Read/Write D<sub>7</sub> </li> </ul>			
	<ul> <li>The MT9160:-latches received data on the rising -outputs transmit data on the fallin</li> <li>The falling edge of CS indicates that a COMMAN subsequent byte is always data until terminated</li> <li>A new COMMAND/ADDRESS byte may be load</li> <li>The COMMAND/ADDRESS byte contains: 1 bit</li> </ul>	g edge of SCLK. ng edge of SCLK. ND/ADDRESS byte will be transmitted i via CS returning high. ded only by CS cycling high then low ag it - Read/Write D <sub>7</sub> <	gain.

Figure 5 - Serial Port Relative Timing for Motorola Mode 00/National Microwire

84




Figure 6 - ST-BUS Channel Assignment

also supports a strobed data interface found on many standard Codec devices. This interface is commonly referred to as Simple Serial Interface (SSI). The combination of ST-BUS and SSI provides a Flexible Digital Interface (FDI) capable of supporting all Zarlink basic rate transmission devices as well as many other 2B+D transceivers.

The required mode of operation is selected via the CSL2-0 control bits (Control Register 2, address 04h). Pin definitions alter dependent upon the operational mode selected, as described in the following subsections as well as in the Pin Description tables.

#### Quiet Code

The FDI can be made to send quiet code to the decoder and receive filter path by setting the RxMute bit high. Likewise, the FDI will send quiet code in the transmit path when the TxMute bit is high. Both of these control bits reside in Control Register 1 at address 03h. When either of these bits are low their respective paths function normally. The -Zero entry of Table 1 is used for the quiet code definition.

#### ST-BUS Mode

The ST-BUS consists of output (DSTo) and input (DSTi) serial data streams, in FDI these are named Dout and Din respectively, a synchronous clock input signal CLOCKin ( $\overline{C4i}$ ), and a framing pulse input ( $\overline{F0i}$ ). These signals are direct connections to the corresponding pins of Zarlink basic rate devices. The CSL2, CSL1 and CSL0 bits are set to 1 for ST-BUS operation.

The data streams operate at 2048 kb/s and are Time Division Multiplexed into 32 identical channels of 64 kb/s bandwidth. A frame pulse (a 244 nSec low going pulse) is used to separate the continuous serial data streams into the 32 channel TDM frames. Each frame has a 125  $\mu$ Second period translating into an 8 kHz frame rate. A valid frame begins when F0i is logic low coincident with a falling edge of  $\overline{C4i}$ . Refer to figure 11 for detailed ST-BUS timing.  $\overline{C4i}$  has a frequency (4096 kHz) which is twice the data rate. This clock is used to sample the data at the 3/4 bit-cell position on DSTi and to make data available on DSTo at the start of the bit-cell.  $\overline{C4i}$  is also used to clock the MT9160B/61B internal functions (i.e., Filter/Codec, Digital gain and tone generation) and to provide the channel timing requirements.

The MT9160B/61B uses only the first four channels of the 32 channel frame. These channels are always defined, beginning with Channel 0 after the frame pulse, as shown in Figure 6 (ST-BUS channel assignments). The MT9161B provides a delayed frame pulse (F0od), 4 channels after the input frame pulse.

The first two (D & C) Channels are enabled for use by the DEN and CEN bits respectively, (Control Register 2, address 04h). ISDN basic rate service (2B+D) defines a 16 kb/s signalling (D) Channel. The MT9160B/61B supports transparent access to this signalling channel. ST-BUS basic rate transmission devices, which may not employ a microport, provide access to their internal control/status registers through the ST-BUS Control (C) Channel. The MT9160B/61B supports microport access to this C-Channel.

#### <u> DEN - D-Channel</u>

In ST-BUS mode access to the D-Channel (transmit and receive) data is provided through an 8-bit read/ write register (address 06h). D-Channel data is accumulated in, or transmitted from this register at the rate of 2 bits/frame for 16 kb/s operation (1 bit/ frame for 8 kb/s operation). Since the ST-BUS is asynchronous, with respect to the microport, valid access to this register is controlled through the use of an interrupt (IRQ) output. D-Channel access is enabled via the (DEn) bit.

# Advance Information

#### <u>DEN:</u>

When 1, ST-BUS D-channel data (1 or 2 bits/frame depending on the state of the D8 bit) is shifted into/ out of the D-channel (READ/WRITE) register.

When 0, the receive D-channel data (READ) is still shifted into the proper register while the DSTo D-channel timeslot and IRQ outputs are tri-stated (default).

#### <u>D8:</u>

When 1, D-Channel data is shifted at the rate of 1 bit/ frame (8 kb/s).

When 0, D-Channel data is shifted at the rate of 2 bits/frame (16 kb/s default).

16 kb/s D-Channel operation is the default mode which allows the microprocessor access to a full byte of D-Channel information every fourth ST-BUS frame. By arbitrarily assigning ST-BUS frame n as the reference frame, during which the microprocessor D-Channel read and write operations are performed, then:

(a) A microport read of address 04 hex will result in a byte of data being extracted which is composed of four di-bits (designated by roman numerals I,II,III,IV). These di-bits are composed of the two D-Channel bits received during each of frames n, n-1, n-2 and n-3. Referring to Fig. 7a: di-bit I is mapped from frame n-3, di-bit II is mapped from frame n-2, di-bit III is mapped from frame n-1 and di-bit IV is mapped from frame n.

The D-Channel read register is not preset to any particular value on power-up (PWRST) or software reset (RST).

(b) A microport write to Address 04 hex will result in a byte of data being loaded which is composed of four di-bits (designated by roman numerals I, II, III, IV). These di-bits are destined for the two D-Channel bits transmitted during each of frames n+1, n+2, n+3, n+4. Referring to Fig. 7a: di-bit I is mapped to frame n+1, di-bit II is mapped to frame n+2, di bit III is mapped to frame n+3 and di bit IV is mapped to frame n+4.

If no new data is written to address 04 hex, the current D-channel register contents will be continuously re-transmitted. The D-Channel write register is preset to all ones on power-up (PWRST) or software reset (RST).

An interrupt output is provided (IRQ) to synchronize microprocessor access to the D-Channel register during valid ST-BUS periods only. IRQ will occur every fourth (eighth in 8 kb/s mode) ST-BUS frame at the beginning of the third (second in 8 kb/s mode) ST-BUS bit cell period. The interrupt will be removed following a microprocessor Read or Write of Address 04 hex or upon encountering the following frames F0i input, whichever occurs first. To ensure D-Channel data integrity, microport read/write access to Address 04 hex must occur before the following frame pulse. See Figure 7b for timing.

8 kb/s operation expands the interrupt to every eight frames and processes data one-bit-per-frame. D-Channel register data is mapped according to Figure 7c.

#### <u>Cen - C-Channe</u>l

Channel 1 conveys the control/status information for the Layer 1 transceiver. C-Channel data is transferred MSB first on the ST-BUS by the MT9160B/61B. The full 64 kb/s bandwidth is available and is assigned according to which transceiver is being used. Consult the data sheet for the selected transceiver for its C-Channel bit definitions and order of bit transfer.

When CEN is high, data written to the C-Channel register (address 05h) is transmitted, most significant bit first, on DSTo. On power-up reset (PWRST) or software reset (Rst, address 03h) all C-Channel bits default to logic high. Receive C-Channel data (DSTi) is always routed to the read register regardless of this control bit's logic state.

When low, data transmission is halted and this timeslot is tri-stated on DSTo.

#### B1-Channel and B2-Channel

Channels 2 and 3 are the B1 and B2 channels, respectively. B-channel PCM associated with the Filter/Codec and transducer audio paths is selected on an independent basis for the transmit and receive paths. TxBSel and RxBSel (Control Register 1, address 03h) are used for this purpose.

If no valid transmit path has been selected then the timeslot output on DSTo is tri-stated (see PDFDI and PDDR control bits, Control Register 1 address 03h).




Figure 7a - D-Channel 16 kb/s Operation




Figure 7b - IRQ Timing Diagram




Figure 7c - D-Channel 8 kb/s Operation

#### SSI Mode

The SSI BUS consists of input and output serial data streams named Din and Dout respectively, a Clock input signal (CLOCKin), a framing strobe input (STB) and the MT9161B provides a delayed framing strobe output (STBd). The frame strobe must be synchronous with, and eight cycles of, the bit clock. A 4.096 MHz master clock is also required for SSI operation if the bit clock is less than 512 kHz. The timing requirements for SSI are shown in Figures 12 & 13.

In SSI mode the MT9160B/61B supports only B-Channel operation. The internal C and D Channel registers used in ST-BUS mode are not functional for SSI operation. The control bits TxBSel and RxBSel, as described in the ST-BUS section, are ignored since the B-Channel timeslot is defined by the input STB strobe. Hence, in SSI mode transmit and receive B-Channel data are always in the channel defined by the STB input.

The data strobe input STB determines the 8-bit timeslot used by the device for both transmit and receive data. This is an active high signal with an 8 kHz repetition rate. The MT9161B provides a delayed strobe pulse (STBd) which occurs 4 frames after the initial strobe goes low and is held high for the duration of 8 pcm bits.

SSI operation is separated into two categories based upon the data rate of the available bit clock. If the bit clock is 512 kHz or greater then it is used directly by the internal MT9160B/61B functions allowing synchronous operation. If the available bit clock is 128 kHz or 256 kHz, then a 4096 kHz master clock is required to derive clocks for the internal MT9160B/ 61B functions.

Applications where Bit Clock (BCL) is below 512 kHz are designated as asynchronous. The MT9160B/61B will re-align its internal clocks to allow operation when the external master and bit clocks are asynchronous. Control bits CSL2, CSL1 and CSL0 in Control Register 2 (address 04h) are used to program the bit rates.

For synchronous operation data is sampled, from Din, on the falling edge of BCL during the time slot defined by the STB input. Data is made available, on Dout, on the rising edge of BCL during the time slot defined by the STB input. Dout is tri-stated at all times when STB is not true. If STB is valid and PDDR is set, then quiet code will be transmitted on Dout during the valid strobe period. There is no frame delay through the FDI circuit for synchronous operation.

For asynchronous operation Dout and Din are as defined for synchronous operation except that the allowed output jitter on Dout is larger. This is due to the resynchronization circuitry activity and will not affect operation since the bit cell period at 128 kb/s and 256 kb/s is relatively large. There is a one frame delay through the FDI circuit for asynchronous operation. Refer to the specifications of Figures 13& 14 for both synchronous and asynchronous SSI timing.

#### **PWRST/Software Reset (Rst)**


While the MT9160B/61B is held in PWRST no device control or functionality is possible. While in software reset (Rst=1, address 03h) only the microport is functional. Software reset can only be removed by writing the Rst bit low or by performing a hardware PWRST. While the Rst bit is high, the other bits in Control Register 1 are held low and cannot be reprogrammed. Therefore to modify Control Register 1 the Rst bit must first be written low, followed by a 2nd write operation which writes the desired data. This avoids a race condition between clearing the reset bit and the writing of the other bits in Control Register 1.

After a Power-up reset (PWRST) or software reset (Rst) all control bits assume their "Power Reset Value" default states;  $\mu$ -Law coding, 0 dB Rx and 6dB Tx gains and the device powered up in SSI mode 2048 kb/s operation with Dout tri-stated while there is no strobe active on STB. If a valid strobe is supplied to STB, then Dout will be active, during the defined channel.

To attain complete power-down from a normal operating condition, write PDFDI = 1 and PDDR = 1 (Control Register 1, address 03h) or set the  $\overline{PWRST}$  pin low.


# **Register Summary**

Address	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Description
00	RxINC	RxFG <sub>2</sub>	RxFG <sub>1</sub>	RxFG <sub>0</sub>	TxINC	TxFG <sub>2</sub>	TxFG <sub>1</sub>	TxFG <sub>0</sub>	Gain Control Register 1
01	-	-	-	-	-	STG <sub>2</sub>	STG <sub>1</sub>	STG <sub>0</sub>	Gain Control Register 2
02	-	-	-	-	-	-	-	DrGain	Path Control
03	PDFDI	PDDR	RST	-	T <sub>x</sub> Mute	R <sub>x</sub> Mute	T <sub>x</sub> Bsel	R <sub>x</sub> Bsel	Control Register 1
04	CEN	DEN	D8	A/μ	Smag/ ITU-T	CSL <sub>2</sub>	CSL1	CSL <sub>0</sub>	Control Register 2
05	C <sub>7</sub>	C <sub>6</sub>	C <sub>5</sub>	C <sub>4</sub>	C <sub>3</sub>	C <sub>2</sub>	C <sub>1</sub>	C <sub>0</sub>	C-Channel Register
06	D <sub>7</sub>	D <sub>6</sub>	D <sub>5</sub>	D <sub>4</sub>	D <sub>3</sub>	D <sub>2</sub>	D <sub>1</sub>	D <sub>0</sub>	D-Channel Register
07у	-	-	-	-	PCM/ ANALOG	loopen	-	-	Loop Back



ADDRESS = 00h WRITE/READ VERIFY **Gain Control Register 1** Power Reset Value 1000 0000 TxFG<sub>2</sub>  $TxFG_0$  $RxFG_2$ RxFG<sub>1</sub> RxFG<sub>0</sub> **TxINC** TxFG<sub>1</sub> **RxINC Receive Gain** Transmit Gain  $RxFG_2$ TxFG<sub>1</sub>  $TxFG_0$ RxFG<sub>1</sub> RxFG<sub>0</sub> TxFG<sub>2</sub> Setting (dB) Setting (dB) (default) 0 (default) 0 -1 -2 -3 -4 -5 -6 -7  $RxFG_n$  = Receive Filter Gain bit n  $TxFG_n$  = Transmit Filter Gain bit n RxINC: When high, the receive path nominal gain is set to 0 dB. When low, this gain is -6.0 dB. TxINC: When high, the transmit nominal gain is set to 15.3 dB. When low, this gain is 6.0 dB.

Note: Bits marked "-" are reserved bits and should be written with logic "0"



Note: Bits marked "-" are reserved bits and should be written with logic "0"

	Register	1						ADDRE	ESS = 03h WRITE/READ VER
	PDFDI	PDDR	Rst	_	TxMute	RxMute	TxBsel	RxBsel	Power Reset Value 0000 0000
	7	6	5	4	3	2	1	0	I
DFDI	Wher	n high, the	FDI PLA a	nd the Filt	er/Codec a	are powere	ed down. V	Vhen low,	the FDI is active (default).
DDR	chanı be tri	nel is tri-sta	ated. In SS side of the	I mode the valid strok	e PCM outpoe and for	put code w	ill be -zerc	o code duri	<ul> <li>in ST-BUS mode, the selected out ng the valid strobe period. The output supplied. When low, the driver and Fil</li> </ul>
Rst	bit re mear	mains high ns of a har	n and devid dware rese	ce remains et (PWRS	s powered T). This bi	up. A sof it is useful	ware rese for quickly	et can be r y program	tware reset (PWRST) except that the emoved only by writing this bit low or ming the Registers to the default Pove e registers to be modified.
ГхMute	Wher mute	high the	transmit Port	CM strean t code is m	n is interru iuted, the t	ipted and transmit m	replaced v	vith quiet o	code; thus forcing the output code intentional intenti
RxMute		high the r state. Whe							code; thus forcing the receive path interest of the second s
TxBsel		n high, the US mode.				nal in ST-B	US mode.	When low	v, the transmit B1 channel is functiona
RxBsel		n high, the US mode.				al in ST-B	US mode.	When lov	v, the receive B1 channel is functiona
ontro	l Register	•							
Jonuo	rregister	2						ADDRE	ESS = 04h WRITE/READ VER
, on (10	CEn	2 DEn	D8	A/μ	Smag/ ITU-T	CSL <sub>2</sub>	CSL <sub>1</sub>		ESS = 04h WRITE/READ VER Power Reset Value 0000 0010
Jonuo	-		D8 5	Α/μ 4	-	CSL <sub>2</sub>	CSL <sub>1</sub>		Power Reset Value
	CEn 7	DEn 6 When high ow, the ch	5 , data writte hannel 1 tir ddress 05h	4 en into the neslot is t ) regardles	ITU-T 3 C-Channe ri-stated o ss of the s	2 el register on DSTo. (	1 (address 0 Channel 1	CSL <sub>0</sub> 0 5h) is tran- data rece	Power Reset Value
CEn DEn	CEn 7	DEn 6 When high ow, the ch register (ac and is igno When high on DSTo. completely the state of	5 , data writtu nannel 1 tir ddress 05h red for SSI , data writt The remai tri-stated of DEN. This	4 en into the meslot is t ) regardles l operation en into the ning six b on DSTo. ( s control b	TTU-T 3 C-Channe ri-stated o ss of the s - D-Channe tis of the Channel 0 it has sign	2 el register o on DSTo. ( tate of CE el Registe D-Channe data rece ificance or	1 (address 0 Channel 1 n. This cor r (address I carry no ived on DS ived on DS	CSL <sub>0</sub> 0 5h) is trandata recentrol bit ha 06h) is trandinformation STI is read BUS mode	Power Reset Value 0000 0010 smitted during channel 1 on DSTo. Wr ived on DSTi is read via the C-Chan s significance only for ST-BUS operat ansmitted (2 bits/frame) during channe on. When low, the channel 0 timeslo via the D-Channel register regardless and is ignored for SSI operation.
CEn DEn 08	CEn 7	DEn 6 When high ow, the ch register (ac and is igno When high on DSTo. completely the state of When high	5 , data writte annel 1 tir ddress 05h red for SSI , data writt The remai tri-stated of DEN. This , D-channe	4 en into the meslot is t ) regardles I operation en into the ning six b on DSTo. ( s control b el operates	TTU-T 3 C-Channe ri-stated o ss of the s D-Channe the D-Channel 0 thas sign at 8kb/s.	2 el register on DSTo. ( tate of CE D-Channe data rece ificance or When low	1 (address 0 Channel 1 n. This cor r (address I carry no ived on DS ived on DS ived on ST-F D-channe	CSL <sub>0</sub> 0 5h) is tran- data rece htrol bit ha 06h) is tra informatio STi is read 3US mode el operates	Power Reset Value 0000 0010 smitted during channel 1 on DSTo. Whived on DSTi is read via the C-Chan s significance only for ST-BUS operat ansmitted (2 bits/frame) during channe on. When low, the channel 0 timeslo via the D-Channel register regardless
CEn DEn 08_ õ	CEn 7	DEn 6 When high ow, the ch register (ac and is igno When high on DSTo. completely the state of When high selected. When high	5 , data writte aannel 1 tir ddress 05h red for SSI , data writt The remai tri-stated of DEN. This , D-channe , A-Law en a, sign-mag t is selecte	4 en into the meslot is t ) regardles l operation en into the ning six b on DSTo. ( s control b el operates acoding/de gnitude co ed for the	TTU-T 3 C-Channe ri-stated o ss of the s D-Channel 0 it has sign at 8kb/s. coding is s ode assign	2 el register on DSTo. ( tate of CE D-Channe data rece ificance or When low selected for	1 (address 0 Channel 1 n. This cor r (address I carry no ived on DS ived on DS ived on ST-F D-channe r the MT9 elected fo	CSL <sub>0</sub> 0 5h) is tran data rece ntrol bit ha 06h) is tra informatio STi is read BUS mode el operates 160B/61B. r the Cod	Power Reset Value 0000 0010 smitted during channel 1 on DSTo. Wr ived on DSTi is read via the C-Chan s significance only for ST-BUS operat ansmitted (2 bits/frame) during channe on. When low, the channel 0 timeslo via the D-Channel register regardless and is ignored for SSI operation. s at 16kb/s (default).
CEn DEn Vµ	CEn 7	DEn 6 When high ow, the ch register (ac and is igno When high on DSTo. completely the state of When high selected. When high assignmen	5 , data writte aannel 1 tir ddress 05h red for SSI , data writt The remai tri-stated of DEN. This , D-channe , A-Law en a, sign-mag t is selecte	4 en into the meslot is t ) regardles l operation en into the inng six b bon DSTo. ( s control b el operates acoding/de gnitude co ed for the ).	TTU-T 3 C-Channe ri-stated o ss of the s D-Channel 0 it has sign at 8kb/s. coding is s ode assign	2 el register in DSTo. ( tate of CE el Registe D-Channe data rece ificance or When low selected for ment is s ut/output;	1 (address 0 Channel 1 n. This cor r (address I carry no ived on DS ily for ST-f D-channe or the MT9 elected fo true sign,	CSL <sub>0</sub> 0 5h) is tran data rece ntrol bit ha 06h) is tra informatio STi is read BUS mode el operates 160B/61B. r the Cod	Power Reset Value 0000 0010 smitted during channel 1 on DSTo. Wh ived on DSTi is read via the C-Chan s significance only for ST-BUS operat ansmitted (2 bits/frame) during channe on. When low, the channel 0 timeslo via the D-Channel register regardless and is ignored for SSI operation. s at 16kb/s (default). . When low, μ-Law encoding/decoding lec input/output. When low, ITU-T con hagnitude (μ-Law) or true sign, altern
CEn DEn Vµ	U-T	DEn 6 When high ow, the ch register (ac and is igno When high on DSTo. completely the state of When high selected. When high assignmen digit invers	5 , data writth hannel 1 tir ddress 05h red for SSI , data writt The remai tri-stated of DEN. This , D-channe , A-Law en h, sign-mag t is selecte ion (A-Law	4 en into the meslot is t ) regardles l operation en into the inng six b bon DSTo. ( s control b el operates acoding/de gnitude co ed for the ).	TTU-T 3 C-Channe ri-stated o ss of the s - e D-Chann its of the Channel 0 it has sign at 8kb/s. coding is s ode assign Codec inp	2 el register in DSTo. ( tate of CE el Registe D-Channe data rece ificance or When low selected for ment is s ut/output;	1 (address 0 Channel 1 n. This cor r (address I carry no ived on DS ived on DS ived on DS ived on DS ived on DS of ST-F D-channe or the MT9 elected fo true sign, CLOC	CSL <sub>0</sub> 0 5h) is tran data rece htrol bit ha 06h) is tra informatio STi is read 3US mode el operates 160B/61B. r the Cod inverted m	Power Reset Value 0000 0010 smitted during channel 1 on DSTo. Wh ived on DSTi is read via the C-Chan s significance only for ST-BUS operat ansmitted (2 bits/frame) during channe on. When low, the channel 0 timeslo via the D-Channel register regardless and is ignored for SSI operation. s at 16kb/s (default). . When low, μ-Law encoding/decoding lec input/output. When low, ITU-T con hagnitude (μ-Law) or true sign, altern
CEn DEn D8 A/µ Smag/ITI	U-T CSL2	DEn 6 When high ow, the ch register (ac and is igno When high on DSTo. completely the state of When high Selected. When high assignmen digit invers	5 , data writte hannel 1 tir ddress 05h red for SSI , data writt The remai tri-stated of F DEN. This , D-channe , D-channe , A-Law en h, sign-mag t is selecte ion (A-Law	4 en into the meslot is t ) regardles l operation en into the inng six b bon DSTo. ( s control b el operates acoding/de gnitude co ed for the ).	TTU-T 3 C-Channe ri-stated o ss of the s D-Channel 0 it has sign at 8kb/s. coding is s ode assign Codec inp	2 el register in DSTo. ( tate of CE el Registe D-Channe data rece ificance or When low selected for ment is s ut/output;	1 (address 0 Channel 1 n. This cor I carry no ived on DS ived on DS ived on DS of ST-I D-channe or the MT9 elected fo true sign, CLOC	CSL <sub>0</sub> 0 5h) is tran- data rece ntrol bit ha 06h) is tra informatic STi is read BUS mode el operates 160B/61B. r the Cod inverted m	Smitted during channel 1 on DSTo. Whived on DSTi is read via the C-Chan is significance only for ST-BUS operation.         ansmitted (2 bits/frame) during channel on. When low, the channel 0 timeslo via the D-Channel register regardlesse and is ignored for SSI operation.         as at 16kb/s (default).         When low, µ-Law encoding/decoding the channel on. Tuber low, and is ignored for SSI operation.         and the power of the channel on timeslo via the D-Channel register regardlesse and the power of the system of the power of the system of

Note: Bits marked "-" are reserved bits and should be written with logic "0"

SSI

SSI

SSI (default)

SSI




Figure 8 - Loopback Signal Flows

Note: Bits marked "-" are reserved bits and should be written with logic "0"

# Applications

Figure 9 shows an application in a digital phone set.

Various configurations of pair gain drops are depicted in Figures 12a and 12b using the MT9125 and MT9126, respectively.




Figure 9 - Digital Telephone Set




Figure 10 - Delayed Frame Pulse of First MT9161B Signalling Second MT9161B

# Absolute Maximum Ratings<sup>†</sup>

	Parameter	Symbol	Min	Max	Units
1	Supply Voltage	V <sub>DD</sub> - V <sub>SS</sub>	- 0.3	7	V
2	Voltage on any I/O pin	V <sub>I</sub> /V <sub>O</sub>	V <sub>SS</sub> - 0.3	V <sub>DD</sub> + 0.3	V
3	Current on any I/O pin (transducers excluded)	I <sub>I</sub> /I <sub>O</sub>		± 20	mA
4	Storage Temperature	Τ <sub>S</sub>	- 65	+ 150	°C
5	Power Dissipation (package)	PD		750	mW

<sup>†</sup> Exceeding these values may cause permanent damage. Functional operation under these conditions is not implied.

# Recommended Operating Conditions - Voltages are with respect to V<sub>SS</sub> unless otherwise stated

	Characteristics	Sym	Min	Тур	Max	Units	Test Conditions
1	Supply Voltage	V <sub>DD</sub>	4.75	5	5.25	V	
2	CMOS Input Voltage (high)	V <sub>IHC</sub>	4.5		V <sub>DD</sub>	V	
3	CMOS Input Voltage (low)	V <sub>ILC</sub>	V <sub>SS</sub>		0.5	V	
4	Operating Temperature	T <sub>A</sub>	- 40		+ 85	°C	

# **Power Characteristics**

	Characteristics	Sym	Min	Тур	Max	Units	Test Conditions
1	Static Supply Current (clock disabled, all functions off, PDFDI/ PDDR=1, PWRST=0)	I <sub>DDC1</sub>		4	20	μΑ	Outputs unloaded, Input signals static, not loaded
2	Dynamic Supply Current: Total all functions enabled	I <sub>DDFT</sub>		7.0	10	mA	See Note 1.

Note 1: Power delivered to the load is in addition to the bias current requirements.

	Characteristics	Sym	Min	Тур‡	Max	Units	Test Conditions
1	Input HIGH Voltage CMOS inputs	V <sub>IHC</sub>	3.5			V	
2	Input LOW Voltage CMOS inputs	V <sub>ILC</sub>			1.5	V	
3	VBias Voltage Output	V <sub>Bias</sub>		V <sub>DD</sub> /2		V	Max. Load = $10k\Omega$
4	V <sub>Ref</sub> Output Voltage	V <sub>Ref</sub>		V <sub>DD</sub> /2-1.9		V	No load
5	Input Leakage Current	I <sub>IZ</sub>		0.1	10	μΑ	$V_{IN}=V_{DD}$ to $V_{SS}$
6	Positive Going Threshold Voltage (PWRST only) Negative Going Threshold Voltage (PWRST only)	V <sub>T+</sub> V <sub>T-</sub>	3.7		1.3	V V	
7	Output HIGH Current	I <sub>ОН</sub>	3	7		mA	V <sub>OH</sub> = 0.9*V <sub>DD</sub> See Note 1
8	Output LOW Current	I <sub>OL</sub>	5	10		mA	V <sub>OL</sub> = 0.1*V <sub>DD</sub> See Note 1
9	Output Leakage Current	I <sub>OZ</sub>		0.01	10	μΑ	$V_{OUT} = V_{DD}$ and $V_{SS}$
10	Output Capacitance	Co		15		pF	
11	Input Capacitance	Ci		10		pF	

# **DC Electrical Characteristics**<sup>†</sup> - Voltages are with respect to ground (V<sub>SS</sub>) unless otherwise stated.

† DC Electrical Characteristics are over recommended temperature range & recommended power supply voltages.

Typical figures are at 25 °C and are for design aid only: not guaranteed and not subject to production testing.
 \* Note 1 - Magnitude measurement, ignore signs.

# **Clockin Tolerance Characteristics (ST-BUS Mode)**

	Characteristics	Min	Тур <sup>‡</sup>	Мах	Units	Test Conditions
1	C4i Frequency	4095.6	4096	4096.4	kHz	(i.e., 100 ppm)

† AC Electrical Characteristics are over recommended temperature range & recommended power supply voltages.

‡ Typical figures are at 25 °C and are for design aid only: not guaranteed and not subject to production testing.

AC Characteristics<sup>†</sup> for A/D (Transmit) Path - 0dBm0 =  $A_{L03.17}$  - 3.17dB = 1.773V<sub>rms</sub> for  $\mu$ -Law and 0dBm0 =  $A_{L03.14}$ - 3.14dB =1.843V<sub>rms</sub> for A-Law, at the Codec (V<sub>Ref</sub>=0.6 volts and V<sub>Bias</sub>=2.5 volts.)

	Characteristics	Sym	Min	Тур‡	Max	Units	Test Conditions
1	Analog input equivalent to overload decision	A <sub>Li3.17</sub> A <sub>Li3.14</sub>		7.33 7.6		Vp-р Vp-р	μ-Law A-Law Both at Codec
2	Absolute half-channel gain $M \pm to Dout$	G <sub>AX1</sub> G <sub>AX2</sub>	5.2 14.5	6.0 15.3	6.8 16.1	dB dB	Transmit filter gain=0dB setting. TxINC = 0* TxINC = 1* @ 1020 Hz
	Tolerance at all other transmit filter settings (1 to 7dB)		-0.2	±0.1	+0.2	dB	
3	Gain tracking vs. input level ITU-T G.714 Method 2	G <sub>TX</sub>	-0.3 -0.6 -1.6		0.3 0.6 1.6	dB dB dB	3 to -40 dBm0 -40 to -50 dBm0 -50 to -55 dBm0
4	Signal to total Distortion vs. input level. ITU-T G.714 Method 2	D <sub>QX</sub>	35 29 24			dB dB dB	0 to -30 dBm0 -40 dBm0 -45 dBm0
5	Transmit Idle Channel Noise	N <sub>CX</sub> N <sub>PX</sub>		8.5 -71	12 -69	dBrnC0 dBm0p	μ-Law A-Law
6	Gain relative to gain at 1020Hz <50Hz 60Hz 200Hz 300 - 3000 Hz 3000 - 3400 Hz 4000 Hz >4600 Hz	G <sub>RX</sub>	-0.25 -0.9	-45 -23 -40	-25 -30 0.0 0.25 0.25 -12.5 -25	dB dB dB dB dB dB dB	
7	Absolute Delay	D <sub>AX</sub>		360		μs	at frequency of minimum delay
8	Group Delay relative to D <sub>AX</sub>	D <sub>DX</sub>		750 380 130 750		μs μs μs μs	500-600 Hz 600 - 1000 Hz 1000 - 2600 Hz 2600 - 2800 Hz
9	Power Supply Rejection f=1020 Hz f=0.3 to 3 kHz f=3 to 4 kHz f=4 to 50 kHz	PSSR PSSR1 PSSR2 PSSR3	37	40 35 40		dB dB dB dB	$\pm 100$ mV peak signal on V <sub>DD</sub> $\mu$ -law PSSR1-3 not production tested

† AC Electrical Characteristics are over recommended temperature range & recommended power supply voltages. Typical figures are at 25 °C and are for design aid only: not guaranteed and not subject to production testing.
 \* Note: TxINC. refer to Control Register 1. address 00b

Note: TxINC, refer to Control Register 1, address 00h.

AC Characteristics<sup>†</sup> for D/A (Receive) Path - 0dBm0 =  $A_{Lo3.17}$  - 3.17dB = 1.773V<sub>rms</sub> for  $\mu$ -Law and 0dBm0 =  $A_{Lo3.14}$  - $3.14dB = 1.843V_{rms}$  for A-Law, at the Codec. (V<sub>Ref</sub>=0.6 volts and V<sub>Bias</sub>=2.5 volts.)

	Characteristics	Sym	Min	Тур <sup>‡</sup>	Max	Units	Test Conditions
1	Analog output at the Codec full scale	A <sub>Lo3.17</sub> A <sub>Lo3.14</sub>		7.225 7.481		Vр-р Vр-р	μ-Law A-Law
2	Absolute half-channel gain. Din to HSPKR±	G <sub>AR1</sub> G <sub>AR2</sub> G <sub>AR3</sub> G <sub>AR4</sub>	-0.8 -6.8 -6.8 -12.8	0 -6 -6 -12	0.8 -5.2 -5.2 -11.2	dB dB dB dB	DrGain=0, RxINC =1* DrGain=0, RxINC =0* DrGain=1, RxINC =1* DrGain=1, RxINC =0* @ 1020 Hz
	Tolerance at all other receive filter settings (-1 to -7dB) relative to output at 0dB setting		-0.2	±0.1	+0.2	dB	
3	Gain tracking vs. input level ITU-T G.714 Method 2	G <sub>TR</sub>	-0.3 -0.6 -1.6		0.3 0.6 1.6	dB dB dB	3 to -40 dBm0 -40 to -50 dBm0 -50 to -55 dBm0
4	Signal to total distortion vs. input level. ITU-T G.714 Method 2	G <sub>QR</sub>	35 29 24			dB dB dB	0 to -30 dBm0 -40 dBm0 -45 dBm0
5	Receive Idle Channel Noise	N <sub>CR</sub> N <sub>PR</sub>		7 -84	10 -80	dBrnC0 dBm0p	μ-Law A-Law
6	Gain relative to gain at 1020Hz 200Hz 300 - 3000 Hz 3000 - 3400 Hz 4000 Hz >4600 Hz	G <sub>RR</sub>	-0.25 -0.90		0.25 0.25 0.25 -12.5 -25	dB dB dB dB dB	
7	Absolute Delay	D <sub>AR</sub>		240		μs	at frequency of min. delay
8	Group Delay relative to D <sub>AR</sub>	D <sub>DR</sub>		750 380 130 750		μs μs μs μs	500-600 Hz 600 - 1000 Hz 1000 - 2600 Hz 2600 - 2800 Hz
9	Crosstalk D/A to A/D A/D to D/A	CT <sub>RT</sub> CT <sub>TR</sub>			-74 -80	dB dB	G.714.16 ITU-T

AC Electrical Characteristics are over recommended temperature range & recommended power supply voltages.
 Typical figures are at 25 °C and are for design aid only: not guaranteed and not subject to production testing.
 \* Note: RxINC, refer to Control Register 1, address 00h.

# AC Electrical Characteristics<sup>†</sup> for Side-tone Path

	Characteristics	Sym	Min	Тур‡	Max	Units	Test Conditions
1	Absolute path gain gain adjust = 0dB	G <sub>AS1</sub> G <sub>AS2</sub>		-16.63 -10.63		dB dB	RxINC = $0^*$ RxINC = $1^*$ M± inputs to HSPKR± outputs 1000 Hz at STG2=1
2	Tolerance of other side-tone settings (-9.96 to 9.96 dB) relative to output at 0dB setting		-0.5	+/-0.2	+0.5	dB	

† AC Electrical Characteristics are over recommended temperature range & recommended power supply voltages.

Typical figures are at 25 °C and are for design aid only: not guaranteed and not subject to production testing.
 \* Note: RxINC, refer to Control Register 1, address 00h.

# Electrical Characteristics<sup>†</sup> for Analog Outputs

	Characteristics	Sym	Min	Тур <sup>‡</sup>	Max	Units	Test Conditions
1	Earplece load impedance	E <sub>ZL</sub>	260	300		ohms	across HSPKR±
2	Allowable earpiece capacitive load	E <sub>CL</sub>		300		pF	each pin: HSPKR+, HSPKR-
3	Earpiece harmonic distortion	E <sub>D</sub>			0.5	%	300 ohms load across HSPKR± (tol-15%), VO≤693mV <sub>RMS</sub> , RxINC=1*, Rx gain=0dB

† Electrical Characteristics are over recommended temperature range & recommended power supply voltages.

Typical figures are at 25 °C and are for design aid only: not guaranteed and not subject to production testing.
 Note: RVINC refer to Control Register 1, address 201.

Note: RxINC, refer to Control Register 1, address 00h.

# Electrical Characteristics<sup>†</sup> for Analog Inputs

	Characteristics	Sym	Min	Тур <sup>‡</sup>	Max	Units	Test Conditions
1	Maximum input voltage without overloading Codec across M+/M-	V <sub>IOLH</sub>		2.90 1.03		Vp-p Vp-p	TxINC = 0, $A/\mu = 0^*$ TxINC = 1, $A/\mu = 1^*$
							Tx filter gain=0dB setting
2	Input Impedance	ZI	50			kΩ	M+/M- to V <sub>SSA</sub>

† Electrical Characteristics are over recommended temperature range & recommended power supply voltages.
 ‡ Typical figures are at 25 °C and are for design aid only: not guaranteed and not subject to production testing.
 \* Note: TxINC, refer to Control Register 1, address 00b.

Note: TxINC, refer to Control Register 1, address 00h.

# AC Electrical Characteristics<sup>†</sup> - ST-BUS Timing (See figure 11)

					_	-	
	Characteristics	Sym	Min	Typ‡	Мах	Units	Test Conditions
1	C4i Clock Period	t <sub>C4P</sub>		244		ns	
2	C4i Clock High period	t <sub>C4H</sub>		122		ns	
3	C4i Clock Low period	t <sub>C4L</sub>		122		ns	
4	C4i Clock Transition Time	t <sub>T</sub>		20		ns	
5	F0i Frame Pulse Setup Time	t <sub>F0iS</sub>	40			ns	
6	F0i Frame Pulse Hold Time	t <sub>F0iH</sub>	40			ns	
7	Delayed Frame Pulse delay after C4i rising	t <sub>F0odS</sub>		20	50	ns	
8	Delayed Frame Pulse hold time from C4i rising	t <sub>F0odH</sub>		20	50	ns	
9	DSTo Delay	t <sub>DSToD</sub>		100	125	ns	$C_L = 50 pF$ , 1k $\Omega$ load.*
10	DSTi Setup Time	t <sub>DSTiS</sub>	20			ns	
11	DSTi Hold Time	t <sub>DSTiH</sub>	50			ns	

t

Timing is over recommended temperature range & recommended power supply voltages. Typical figures are at 25  $^{\circ}$ C and are for design aid only: not guaranteed and not subject to production testing. Note: All conditions  $\rightarrow$  data-data, data-HiZ, HiZ-data. ‡ \*




Figure 11 - ST-BUS Timing Diagram

# AC Electrical Characteristics<sup>†</sup> - SSI BUS Synchronous Timing (see figure 12)

	Characteristics	Sym	Min	Typ <sup>‡</sup>	Max	Units	Test Conditions
1	BCL Clock Period	t <sub>BCL</sub>	244		1953	ns	BCL=4096 kHz to 512 kHz
2	BCL Pulse Width High	t <sub>BCLH</sub>		122		ns	BCL=4096 kHz
3	BCL Pulse Width Low	t <sub>BCLL</sub>		122		ns	BCL=4096 kHz
4	BCL Rise/Fall Time	t <sub>R</sub> /t <sub>F</sub>		20		ns	Note 1
5	Strobe Pulse Width	t <sub>ENW</sub>		8 x t <sub>BCL</sub>		ns	Note 1
6	Delayed Strobe Pulse Width	t <sub>ENWD</sub>		8 x t <sub>BCL</sub>		ns	Note 1
7	Strobe setup time before BCL falling	t <sub>SSS</sub>	70		t <sub>BCL-80</sub>	ns	
8	Strobe hold time after BCL falling	t <sub>SSH</sub>	80		t <sub>BCL-80</sub>	ns	
9	Delayed Strobe Pulse delay after BCL rising	t <sub>DSTBR</sub>		20	40	ns	Note 1
10	Delayed Strobe Pulse hold time after BCL rising	t <sub>DSTBF</sub>		20	40	ns	Note 1
11	Dout High Impedance to Active Low from Strobe rising	t <sub>DOZL</sub>			50	ns	C <sub>L</sub> =150 pF, R <sub>L</sub> =1K
12	Dout High Impedance to Active High from Strobe rising	t <sub>DOZH</sub>			50	ns	C <sub>L</sub> =150 pF, R <sub>L</sub> =1K
13	Dout Active Low to High Impedance from Strobe falling	t <sub>DOLZ</sub>			50	ns	C <sub>L</sub> =150 pF, R <sub>L</sub> =1K
14	Dout Active High to High Impedance from Strobe falling	t <sub>DOHZ</sub>			50	ns	C <sub>L</sub> =150 pF, R <sub>L</sub> =1K
15	Dout Delay (high and low) from BCL rising	t <sub>DD</sub>			50	ns	C <sub>L</sub> =150 pF, R <sub>L</sub> =1K
16	Din Setup time before BCL falling	t <sub>DIS</sub>	20			ns	
17	Din Hold Time from BCL falling	t <sub>DIH</sub>	50			ns	

† Timing is over recommended temperature range & recommended power supply voltages.
 ‡ Typical figures are at 25°C and are for design aid only: not guaranteed and not subject to production testing.
 NOTE 1: Not production tested, guaranteed by design.




Figure 12 - SSI Synchronous Timing Diagram

# AC Electrical Characteristics<sup>†</sup> - SSI BUS Asynchronous Timing (note 1) (see figure 13)

	Characteristics	Sym	Min	Тур <sup>‡</sup>	Max	Units	Test Conditions
1	Bit Cell Period	T <sub>DATA</sub>		7812 3906		ns ns	BCL=128 kHz BCL=256 kHz
2	Frame Jitter	Tj			600	ns	
3	Bit 1 Dout Delay from STB going high	t <sub>dda1</sub>			T <sub>j</sub> +600	ns	C <sub>L</sub> =150 pF, R <sub>L</sub> =1K
4	Bit 2 Dout Delay from STB going high	t <sub>dda2</sub>	600+ T <sub>DATA</sub> -T <sub>j</sub>	600+ T <sub>DATA</sub>	600 + T <sub>DATA</sub> +T <sub>j</sub>	ns	C <sub>L</sub> =150 pF, R <sub>L</sub> =1K
5	Bit n Dout Delay from STB going high	t <sub>ddan</sub>	600 + (n-1) x T <sub>DATA</sub> -T <sub>j</sub>	600 + (n-1) x T <sub>DATA</sub>	600 + (n-1) x T <sub>DATA</sub> +T <sub>j</sub>	ns	C <sub>L</sub> =150 pF, R <sub>L</sub> =1K n=3 to 8
6	Bit 1 Data Boundary	T <sub>DATA1</sub>	T <sub>DATA</sub> -T <sub>j</sub>		T <sub>DATA</sub> +T <sub>j</sub>	ns	
7	Din Bit n Data Setup time from STB rising	t <sub>S∪</sub>	T <sub>DATA</sub> \2 +500ns-T <sub>j</sub> +(n-1) x T <sub>DATA</sub>			ns	n=1-8
8	Din Data Hold time from STB rising	t <sub>ho</sub>	T <sub>DATA</sub> \2 +500ns+T <sub>j</sub> +(n-1) x T <sub>DATA</sub>			ns	

Timing is over recommended temperature range & recommended power supply voltages. Typical figures are at 25°C and are for design aid only: not guaranteed and not subject to production testing.

NOTE 1: Not production tested, guaranteed by design.




Figure 13 - SSI Asynchronous Timing Diagram

# AC Electrical Characteristics<sup>†</sup> - Microport Timing (see figure 14)

	Characteristics	Sym	Min	Typ‡	Max	Units	Test Conditions
1	Input data setup	t <sub>IDS</sub>	100			ns	
2	Input data hold	t <sub>IDH</sub>	30			ns	
3	Output data delay	t <sub>ODD</sub>			100	ns	$C_{L} = 150 \text{pF}, R_{L} = 1 \text{K}^{*}$
4	Serial clock period	t <sub>CYC</sub>	500	1000		ns	
5	SCLK pulse width high	t <sub>CH</sub>	250	500		ns	
6	SCLK pulse width low	t <sub>CL</sub>	250	500		ns	
7	CS setup-Intel	t <sub>CSSI</sub>	200			ns	
8	CS setup-Motorola	t <sub>CSSM</sub>	200			ns	
9	CS hold	t <sub>CSH</sub>	100			ns	
10	$\overline{\text{CS}}$ to output high impedance	t <sub>OHZ</sub>			100	ns	C <sub>L</sub> = 150pF, R <sub>L</sub> = 1K

† Timing is over recommended temperature range & recommended power supply voltages.

<sup>‡</sup> Typical figures are at 25°C and are for design aid only: not guaranteed and not subject to production testing. <sup>∗</sup> Note: All conditions  $\rightarrow$  data-data, data-HiZ, HiZ-data.





Figure 14 - Microport Timing


Intel® and MCS-51® are registered trademarks of Intel Corporation Motorola® and SPI® are registered trademarks of Motorola Corporation National® and Microwire® are trademarks of National Semiconductor Corporation



Notes:


- 1. A visual index feature, e.g. a dot, must be located within the cross-hatched area.
- 2. Controlling dimension are in millimeters.
- Dimensions D and E1 do not include mould flash or protusion. Mould flash or protusion shall not exceed 0.20 mm per side. D and E1 are maximum plastic body size dimensions including mould mismatch.
   Dimension b does not include dambar protusion/intrusion. Allowable dambar protusion shall be 0.13 mm total in excess of b dimension. Dambar intrusion shall not reduce dimension b by more than 0.07 mm.

© Zarlink	© Zarlink Semiconductor 2002 All rights reserved.						Package Code
ISSUE	1	2	3			Previous package codes	Package Outline for 20 lead
ACN	201933	205234	212477		SEMICONDUCTOR	NP / N	SSOP (5.3mm Body Width)
DATE	27Feb97	25Sep98	3Apr02				
APPRD.							GPD00294



- Notes: 1. Controlling Dimensions are in inches 2. Dimension A, A1 and L are measured with the package seated in the Seating Plane 3. Dimensions D & E1 do not include mould flash or protrusions. Mould flash or protrusion shall not exceed 0.010 inch. 4. Dimensions E & eA are measured with leads constrained to be perpendicular to plane T. 5. Dimensions eB & eC are measured at the lead tips with the leads unconstrained; eC must be zero or greater.

© Zarlink Semiconductor 2002 All rights reserved.							Package Code
ISSUE	1	2	3			Previous package codes	Package Outline for
ACN	7010	203400	213101			DP / F	24 lead PDIP
DATE	20Apr95	4Nov97	15Jul02		JEMICON DOCTOR		
APPRD.	2010100	4100037					GPD00071



Notes:

- The chamfer on the body is optional. If it not present, a visual index feature, e.g. a dot, must be located within the cross-hatched area.
   Controlling dimension are in millimeters.
   Dimension D do not include mould flash, protrusion or gate burrs. These shall not exceed 0.006" per side.
   Dimension E1 do not include inter-lead flash or protrusion. These shall not exceed 0.010" per side.
   Dimension b does not include dambar protrusion/intrusion. Allowable dambar protrusion shall be 0.004" total in excess of b dimension

- total in excess of b dimension.

© Zarlink S	© Zarlink Semiconductor 2002 All rights reserved.						Package Code
ISSUE	1	2	3			Previous package codes	Package Outline for
ACN	6746	201941	213098		SEMICONDUCTOR	MP / S	20 lead SOIC (0.300" Body Width)
DATE	7Apr95	27Feb97	15Jul02		JEMICONDOCTOR		
APPRD.							GPD00015



# For more information about all Zarlink products visit our Web Site at

## www.zarlink.com

Information relating to products and services furnished herein by Zarlink Semiconductor Inc. trading as Zarlink Semiconductor or its subsidiaries (collectively "Zarlink") is believed to be reliable. However, Zarlink assumes no liability for errors that may appear in this publication, or for liability otherwise arising from the application or use of any such information, product or service or for any infringement of patents or other intellectual property rights owned by third parties which may result from such application or use. Neither the supply of such information or purchase of product or service conveys any license, either express or implied, under patents or other intellectual property rights owned by Zarlink or licensed from third parties by Zarlink, whatsoever. Purchasers of products are also hereby notified that the use of product in certain ways or in combination with Zarlink, or non-Zarlink furnished goods or services may infringe patents or other intellectual property rights.

This publication is issued to provide information only and (unless agreed by Zarlink in writing) may not be used, applied or reproduced for any purpose nor form part of any order or contract nor to be regarded as a representation relating to the products or services concerned. The products, their specifications, services and other information appearing in this publication are subject to change by Zarlink without notice. No warranty or guarantee express or implied is made regarding the capability, performance or suitability of any product or service. Information concerning possible methods of use is provided as a guide only and does not constitute any guarantee that such methods of use will be satisfactory in a specific piece of equipment. It is the user's responsibility to fully determine the performance and suitability of any equipment using such information and to ensure that any publication or data used is up to date and has not been superseded. Manufacturing does not necessarily include testing of all functions or parameters. These products are not suitable for use in any medical products whose failure to perform may result in significant injury or death to the user. All products and materials are sold and services provided subject to Zarlink's conditions of sale which are available on request.

Purchase of Zarlink's I<sup>2</sup>C components conveys a licence under the Philips I<sup>2</sup>C Patent rights to use these components in an I<sup>2</sup>C System, provided that the system conforms to the I<sup>2</sup>C Standard Specification as defined by Philips.

Zarlink, ZL and the Zarlink Semiconductor logo are trademarks of Zarlink Semiconductor Inc.

Copyright 2003, Zarlink Semiconductor Inc. All Rights Reserved.

#### **TECHNICAL DOCUMENTATION - NOT FOR RESALE**