

18Mb SYNCBURST[™] SRAM

Features

- Fast clock and OE# access times
- Single 3.3V ±5 percent or 2.5V ±5 percent power supply
- Separate 3.3V ±5 percent or 2.5V ±5 percent isolated output buffer supply (VDDQ) SNOOZE MODE for reduced-power standby
- Single-cycle deselect (Pentium[®] BSRAMcompatible)
- Common data inputs and data outputs ٠
- Individual byte write control and global write
- Three chip enables for simple depth expansion and address pipelining
- Clock-controlled and registered addresses, data I/Os, and control signals
- Internally self-timed WRITE cycle
- Burst control (interleaved or linear burst)
- Low capacitive bus loading


Options	TQFP Marking
 Timing (Access/Cycle/MHz) 	
3.1ns/5ns/200 MHz	-5
3.5ns/6ns/166 MHz	-6
4.2ns/7.5ns/133 MHz	-7.5
5ns/10ns/100 MHz	-10
 Configurations 	
3.3V VDD, 3.3V or 2.5V I/O	
1 Meg x 18	MT58L1MY18P
512K x 32	MT58L512Y32P
512K x 36	MT58L512Y36P
2.5V VDD, 2.5V I/O	
1 Meg x 18	MT58V1MV18P
512K x 32	MT58V512V32P
512K x 36	MT58V512V36P
Packages	
100-pin TQFP	Т
165-ball, 13mm x 15mm FBGA	F^1
Operating Temperature Range	
Commercial ($0^{\circ}C \le T_A \le +70^{\circ}C$)	None
Industrial (-40°C \leq T _A \leq +85°C)	IT^2


NOTE:


- 1. A Part Marking Guide for the FBGA devices can be found on Micron's Web site-http://www.micron.com/numberguide.
- 2. Contact factory for availability of Industrial Temperature devices.

MT58L1MY18P, MT58V1MV18P, MT58L512Y32P, MT58V512V32P, MT58L512Y36P, MT58V512V36P

3.3V VDD, 3.3V or 2.5V I/O; 2.5V VDD, 2.5V I/O







General Description

The Micron[®] SyncBurst[™] SRAM family employs high-speed, low-power CMOS designs that are fabricated using an advanced CMOS process.

Micron's 18Mb SyncBurst SRAMs integrate a 1 Meg x 18, 512K x 32, or 512K x 36 SRAM core with advanced synchronous peripheral circuitry and a 2-bit burst counter. All synchronous inputs pass through registers controlled by a positive-edge-triggered single-clock input (CLK). The synchronous inputs include all addresses, all data inputs, active LOW chip enable (CE#), two additional chip enables for easy depth expansion (CE2, CE2#), burst control inputs (ADSC#,

18Mb: 1 Meg x 18, 512K x 32/36, Pipelined, SCD SyncBurst SRAM MT58L1MY18P1_16_D.fm – Rev. D, Pub 2/03



ADSP#, ADV#), byte write enables (BWx#), and global write (GW#).

Asynchronous inputs include the output enable (OE#), clock (CLK) and snooze enable (ZZ). There is also a burst mode input (MODE) that selects between interleaved and linear burst modes. The data out (Q) is enabled by OE#. WRITE cycles can be from one to two bytes wide (x18) or from one to four bytes wide (x32/x36), as controlled by the write control inputs.

Burst operation can be initiated with either address status processor (ADSP#) or address status controller (ADSC#) inputs. Subsequent burst addresses can be internally generated as controlled by the burst advance input (ADV#).

Address and write control are registered on-chip to simplify WRITE cycles. This allows self-timed WRITE cycles. Individual byte enables allow individual bytes to be written. During WRITE cycles on the x18 device, BWa# controls DQa pins/balls and DQPa; BWb# controls DQb pins/balls and DQPb. During WRITE cycles on the x32 and x36 devices, BWa# controls DQa pins/ balls and DQPa; BWb# controls DQb pins/balls and DQPb; BWc# controls DQc pins/balls and DQPc; BWd# controls DQd pins/balls and DQPd. GW# LOW causes all bytes to be written. Parity bits are only available on the x18 and x36 versions.

This device incorporates a single-cycle deselect feature during READ cycles. If the device is immediately deselected after a READ cycle, the output bus goes to a High-Z state ^tKQHZ nanoseconds after the rising edge of clock.

The device is ideally suited for Pentium and PowerPC pipelined systems and systems that benefit from a very wide, high-speed data bus. The device is also ideal in generic 16-, 18-, 32-, 36-, 64-, and 72-bit-wide applications.

Please refer to Micron's Web site (www.micron.com/ sramds) for the latest data sheet.

DUAL VOLTAGE I/O

The 3.3V VDD device is tested for 3.3V and 2.5V I/O function. The 2.5V VDD device is tested for only 2.5V I/O function.



Figure 3: Functional Block Diagram 1 Meg x 18





Figure 4: Functional Block Diagram 512K x 32/36




NOTE:

Functional block diagrams illustrate simplified device operation. See truth tables, pin/ball descriptions, and timing diagrams for detailed information.



Figure 5: Pin layout (Top View) 100-Pin TQFP



- 1. No Function (NF) is used on the x32 version. Parity (DQPx) is used on the x36 version.
- 2. Pins 39 and 38 are reserved for address expansion, 36Mb and 72Mb, respectively.



Table 1: TQFP Pin Descriptions

SYMBOL	TYPE	DESCRIPTION
ADSC#	Input	Synchronous Address Status Controller: This active LOW input interrupts any ongoing burst, causing a new external address to be registered. A READ or WRITE is performed using the new address if CE# is LOW. ADSC# is also used to place the chip into power-down state when CE# is HIGH.
ADSP#	Input	Synchronous Address Status Processor: This active LOW input interrupts any ongoing burst, causing a new external address to be registered. A READ is performed using the new address, independent of the byte write enables and ADSC#, but dependent upon CE#, CE2, and CE2#. ADSP# is ignored if CE# is HIGH. Power-down state is entered if CE2 is LOW or CE2# is HIGH.
ADV#	Input	Synchronous Address Advance: This active LOW input is used to advance the internal burst counter, controlling burst access after the external address is loaded. A HIGH on this pin effectively causes wait states to be generated (no address advance). To ensure use of correct address during a WRITE cycle, ADV# must be HIGH at the rising edge of the first clock after an ADSP# cycle is initiated.
BWa# BWb# BWc# BWd#	Input	Synchronous Byte Write: These active LOW inputs allow individual bytes to be written when a WRITE cycle is active and must meet the setup and hold times around the rising edge of CLK. BWs need to be asserted on the same cycle as the address. To enable the BW's functionality, the byte write enable (BWE#) input must be asserted LOW. BWa# controls DQa pins; BWb# controls DQb pins; BWc# controls DQc pins; and BWd# controls DQa pins.
BWE#	Input	Byte Write Enable: This active LOW input permits BYTE WRITE operations and must meet the setup and hold times around the rising edge of CLK.
CE#	Input	Synchronous Chip Enable: This active LOW input is used to enable the device and conditions the internal use of ADSP#. CE# is sampled only when a new external address is loaded.
CE2#	Input	Synchronous Chip Enable: This active LOW input is used to enable the device and is sampled only when a new external address is loaded.
CE2	Input	Synchronous Chip Enable: This active HIGH input is used to enable the device and is sampled only when a new external address is loaded.
CLK	Input	Clock: This signal registers the address, data, chip enable, byte write enables, and burst control inputs on its rising edge. All synchronous inputs must meet setup and hold times around the clock's rising edge.
GW#	Input	Global Write: This active LOW input allows a full 18-, 32-, or 36-bit WRITE to occur independent of the BWE# and BWx# lines and must meet the setup and hold times around the rising edge of CLK.
MODE (LBO#)	Input	Mode: This input selects the burst sequence. A LOW on this pin selects "linear burst." NC or HIGH on this pin selects "interleaved burst." Do not alter input state while device is operating. LBO# is the JEDEC-standard term for MODE.
OE# (G#)	Input	Output Enable: This active LOW, asynchronous input enables the data I/O output drivers. G# is the JEDEC-standard term for OE#.
SA0 SA1 SA	Input	Synchronous Address Inputs: These inputs are registered and must meet the setup and hold times around the rising edge of CLK.
ZZ	Input	Snooze Enable: This active HIGH, asynchronous input causes the device to enter a low-power standby mode in which all data in the memory array is retained. When ZZ is active, all other inputs are ignored. This pin has an internal pull-down and can be left unconnected.
DQa DQb DQc DQd	Input/ Output	SRAM Data I/Os: For the x18 version, byte "a" is associated with DQa pins; byte "b" is associated with DQb pins. For the x32 and x36 versions, byte "a" is associated with DQa pins; byte "b" is associated with DQb pins; byte "c" is associated with DQc pins; byte "d" is associated with DQd pins. Input data must meet setup and hold times around the rising edge of CLK.
NF/DQPa NF/DQPb NF/DQPc NF/DQPd	NF I/O	No Function/Parity Data I/Os: On the x32 version, these pins are No Function (NF). On the x18 version, byte "a" parity is DQPa; byte "b" parity is DQPb. On the x36 version, byte "a" parity is DQPa; byte "b" parity is DQPb; byte "c" parity is DQPc; byte "d" parity is DQPd.



Table 1: TQFP Pin Descriptions (continued)

SYMBOL	TYPE	DESCRIPTION
Vdd	Supply	Power Supply: See DC Electrical Characteristics and Operating Conditions for range.
VddQ	Supply	Isolated Output Buffer Supply: See DC Electrical Characteristics and Operating Conditions for range.
Vss	Supply	Ground: GND.
DNU	-	Do Not Use: These pins are internally connected to the die. They may be left floating or connected to ground to improve package heat dissipation.
NC	-	No Connect: These pins are not internally connected to the die. They may be left floating, driven by signals, or connected to ground to improve package heat dissipation.
NF	-	No Function: These pins are internally connected to the die and have the capacitance of an input pin. They may be left floating, driven by signals, or connected to ground to improve package heat dissipation.



x18

18Mb: 1 MEG x 18, 512K x 32/36 PIPELINED, SCD SYNCBURST SRAM

x32/x36

Figure 6: Ball Layout (Top View) 165-Ball FBGA

1	2	3	4	5	6	7	8	9	10	11		1	2	3	4	5	6	7	8	9	10	11
$\left[\bigcirc \right]$	\bigcirc	ੁ	\bigcirc	ੁ	\bigcirc	\bigcirc	\bigcirc	\bigcirc	\bigcirc	\bigcirc	. а :	ੁ	\bigcirc	ੁ	\bigcirc							
NC	SA	CE#	BWb#	NC	CE2#	BWE#	ADSC#	\bigcirc	SA	SA	; в	NC	SA	CE#	BWc#	BWb#	CE2#	BWE#	ADSC#	ADV#	SA	NC
NC	SA	CE2	NC	BWa#	CLK	GW#	OE# (G#)	ADSP#	SA	NC	: c	NC	SA	CE2	BWd#	BWa#	CLK	GW#	OE# (G#) ADSP#	SA	NC
NC	NC	VddQ	Vss	Vss	Vss	Vss	Vss	VddQ	NC	DQPa	о D :	F/DQPc ¹	NC	VDDQ	Vss	Vss	Vss	Vss	Vss	VddQ	NC	NF/DQ
NC	DQb	VddQ	Vdd	Vss	Vss	Vss	Vdd	VddQ	NC	DQa	E	DQc	DQc	VddQ	Vdd	Vss	Vss	Vss	Vdd	VddQ	DQb	DQ
NC	DQb	VddQ	Vdd	Vss	Vss	Vss	Vdd	VddQ	NC	DQa	F :	DQc	DQc	VddQ	VDD	Vss	Vss	Vss	Vdd	VddQ	DQb	DQ
NC	DQb	VddQ	Vdd	Vss	Vss	Vss	Vdd	VddQ	NC	DQa	i G	DQc	DQc	VddQ	Vdd	Vss	Vss	Vss	Vdd	VddQ	DQb	DQ
NC	DQb	VddQ	Vdd	Vss	Vss	Vss	Vdd	VddQ	NC	DQa	ч н:	DQc	DQc	VddQ	Vdd	Vss	Vss	Vss	Vdd	VddQ	DQb	DQ
Vdd	Vss	NC	Vdd	Vss	Vss	Vss	Vdd	NC	NC	ZZ		Vdd	Vss	NC	VDD	Vss	Vss	Vss	Vdd	NC	NC	ZZ
DQb	NC	VddQ	Vdd	Vss	Vss	Vss	Vdd	VddQ	DQa	NC		DQd	DQd	VddQ	Vdd	Vss	Vss	Vss	Vdd	VddQ	DQa	DQ
DQb	NC	VddQ	VDD	Vss	Vss	Vss	Vdd	VddQ	DQa	NC	K I	DQd	DQd	VddQ	Vdd	Vss	Vss	Vss	Vdd	VddQ	DQa	DQ
DQb	NC	VddQ	Vdd	Vss	Vss	Vss	Vdd	VDDQ	DQa	NC		DQd	DQd	VddQ	Vdd	Vss	Vss	Vss	Vdd	VddQ	DQa	DQ
DQb	NC	VddQ	Vdd	Vss	Vss	Vss	Vdd	VddQ	DQa	NC		DQd	DQd	VDDQ	Vdd	Vss	Vss	Vss	Vdd	VddQ	DQa	DQ
DQPb	NC	VDDQ	Vss	NC	SA	Vss	Vss	VDDQ	NC	NC		/DQPd ¹	NC	VDDQ	Vss	NC	SA	Vss	Vss	VddQ	NC	NF/DQ
NC	NC ²	SA	SA	TDI	SA1	TD0	SA	SA	SA	SA	'Р:	NC	NC ²	SA	SA	TDI	SA1	TD0	SA	SA	SA	SA
MODE	NC ²	SA	SA	TMS	SA0	тск	SA	SA	SA	SA	R R	лоde	NC ²	SA	SA	TMS	SA0	тск	SA	SA	SA	SA
(LBO#)												LBO#)	-									
				Т	OP VIE	N					L					т	OP VIEV	N				

NOTE:

1. No Function (NF) is used on the x32 version. Parity (DQPx) is used on the x36 version.

2. Balls 2R and 2P are reserved for address expansionely, 36Mb and 72Mb, respectively.



Table 2: FBGA Ball Descriptions

SYMBOL	TYPE	DESCRIPTION
ADSC#	Input	Synchronous Address Status Controller: This active LOW input interrupts any ongoing burst, causing a new extrnal address to be registered. A READ or WRITE is performed using the new address if CE# is LOW. ADSC# is also used to place the chip into power-down state when CE# is HIGH.
ADSP#	Input	Synchronous Address Status Processor: This active LOW input interrupts any ongoing burst, causing a new external address to be registered. A READ is performed using the new address, independent of the byte write enables and ADSC#, but dependent upon CE#, CE2, and CE2#. ADSP# is ignored if CE# is HIGH. Power-down state is entered if CE2 is LOW or CE2# is HIGH.
ADV#	Input	Synchcronous Address Advance: This active LOW input is used to advance the internal burst counter, controlling busrt access after the external address is loaded. A HIGH on ADV# effectively causes wait states to be generated (no address advance). To ensure use of correct address during a WRITE cycle, ADV# must be HIGH at the rising edge of the first clock after an ADSP# cycle is initiated.
BWa# BWb# BWc# BWd#	Input	Synchronous Byte Write: These active LOW inputs allow individual bytes to be written when a WRITE cycle is active and must meet the setup and hold times around the rising edge of CLK. BWs need to be asserted on the same cycle as the address. To enable the BW's functionality, the byte write enable (BWE#) input must be asserted LOW. BWa# controls DQa balls; BWb# controls DQb balls; BWc# controls DQc balls; and BWd# controls DQa balls.
BWE#	Input	Byte Write Enable: This active LOW input permits BYTE WRITE operations and must meet the setup and hold times around the rising edge of CLK.
CE#	Input	Synchronous Chip Enable: This active LOW input is used to enable the device and conditions the internal use of ADSP#. CE# is sampled only when a new external address is loaded.
CE2#	Input	Synchronous Chip Enable: This active LOW input is used to enable the device and is sampled only when a new external address is loaded.
CE2	Input	Synchronous Chip Enable: This active HIGH input is used to enable the device and is sampled only when a new external address is loaded.
CLK	Input	Clock: This signal registers the address, data, chip enable, byte write enables, and burst control inputs on its rising edge. All synchronous inputs must meet setup and hold times around the clock's rising edge.
GW#	Input	Global Write: This active LOW input allows a full 18-, 32-, or 36-bit WRITE to occur independent of the BWE# and BWx# lines and must meet the setup and hold times around the rising edge of CLK.
MODE (LBO#)	Input	Mode: This input selects the burst sequence. A LOW on this ball selects "linear burst." NC or HIGH on this ball selects "interleaved burst." Do not alter input state while device is operating. LBO# is the JEDEC-standard term for MODE.
OE#(G#)	Input	Output Enable: This active LOW, asynchronous input enables the data I/O output drivers. G# is the JEDEC-standard term for OE#.
SA0 SA1 SA	Input	Synchronous Address Inputs: These inputs are registered and must meet the setup and hold times around the rising edge of CLK.
TMS TDI TCK	Input	IEEE 1149.1 test inputs: JEDEC-standard 3.3V or 2.5V I/O levels. These balls may be left as No Connects if the JTAG function is not used in the circuit.
ZZ	Input	Snooze Enable: This active HIGH, asynchronous input causes the device to enter a low-power standby mode in which all data in the memory array is retained. When ZZ is active, all other inputs are ignored. This ball has an internal pull-down and can be left unconnected.
DQa DQb DQc DQd	Input/ Output	SRAM Data I/Os: For the x18 version, byte "a" is associated with DQa pins; byte "b" is associated with DQb balls. For the x32 and x36 versions, byte "a" is associated with DQa balls; byte "b" is associated with DQb balls; byte "c" is associated with DQc balls; byte "d" is associated with DQd balls. Input data must meet setup and hold times around the rising edge of CLK.



Table 2: FBGA Ball Descriptions (continued)

SYMBOL	TYPE	DESCRIPTION
NF/DQPa NF/DQPb NF/DQPc	NF I/O	No Function/Parity Data I/Os: On the x32 version, these pins are No Function (NF). On the x18 version, byte "a" parity is DQPa; byte "b" parity is DQPb. On the x36 version, byte "a" parity is DQPa; byte "b" parity is DQPa; byte "d" parity is DQPd.
NF/DQPd		
TDO	Output	IEEE 1149.1 test outputs: JEDEC-standard 3.3V or 2.5V I/O levels.
Vdd	Supply	Power Supply: See DC Electrical Characteristics and Operating Conditions for range.
VddQ	Supply	Isolated Output Buffer Supply: See DC Electrical Characteristics and Operating Conditions for range.
Vss	Supply	Ground: GND.
NC	-	No Connect: These balls are not internally connected to the die. They may be left floating, driven by signals, or connected to ground to improve package heat dissipation.
NF	_	No Function: These balls are internally connected to the die and have the capacitance of an input pin. They may be left floating, driven by signals, or connected to ground to improve package heat dissipation.



Table 3: Interleaved Burst Address Table (Mode = NC or HIGH)

FIRST ADDRESS (EXTERNAL)	SECOND ADDRESS (INTERNAL)	FOURTH ADDRESS (INTERNAL)	
XX00	XX01	XX10	XX11
XX01	XX00	XX11	XX10
XX10	XX11	XX00	XX01
XX11	XX10	XX01	XX00

Table 4: Linear Burst Address Table (Mode = LOW)

FIRST ADDRESS (EXTERNAL)	SECOND ADDRESS (INTERNAL)	THIRD ADDRESS (INTERNAL)	FOURTH ADDRESS (INTERNAL)
XX00	XX01	XX10	XX11
XX01	XX10	XX11	XX00
XX10	XX11	XX00	XX01
XX11	XX00	XX01	XX10

Table 5:Partial Truth Table For WRITE Commands (x18)

FUNCTION	GW#	BWE#	BWa#	BWb#
READ	Н	Н	Х	Х
READ	Н	L	Н	Н
WRITE Byte "a"	Н	L	L	Н
WRITE Byte "b"	Н	L	Н	L
WRITE All Bytes	Н	L	L	L
WRITE All Bytes	L	Х	Х	Х

NOTE:

Using BWE# and BWa# through BWd#, any one or more bytes may be written.

Table 6: Partial Truth Table For WRITE Commands (x32/x36)

FUNCTION	GW#	BWE#	BWa#	BWb#	BWc#	BWd#
READ	Н	Н	Х	Х	Х	Х
READ	Н	L	Н	Н	Н	Н
WRITE Byte "a"	Н	L	L	Н	Н	Н
WRITE All Bytes	Н	L	L	L	L	L
WRITE All Bytes	L	Х	Х	Х	Х	Х

NOTE:

Using BWE# and BWa# through BWd#, any one or more bytes may be written.



Table 7:Truth Table

Notes: 1-8

OPERATION	ADDRESS USED	CE#	CE2#	CE2	zz	ADSP#	ADSC#	ADV#	WRITE#	OE#	CLK	DO
DESELECT Cycle, Power-Down	None	Н	X	X	L	X	L	X	X	X	L-H	High-Z
DESELECT Cycle, Power-Down	None	L	Х	L	L	L	Х	Х	х	Х	L–H	High-Z
DESELECT Cycle, Power-Down	None	L	Н	Х	L	L	Х	Х	х	Х	L–H	High-Z
DESELECT Cycle, Power-Down	None	L	Х	L	L	Н	L	Х	х	Х	L–H	High-Z
DESELECT Cycle, Power-Down	None	L	Н	Х	L	Н	L	Х	Х	Х	L–H	High-Z
SNOOZE MODE, Power-Down	None	Х	Х	Х	Н	Х	Х	Х	Х	Х	Х	High-Z
READ Cycle, Begin Burst	External	L	L	Н	L	L	Х	Х	Х	L	L-H	Q
READ Cycle, Begin Burst	External	L	L	Н	L	L	Х	Х	Х	Н	L–H	High-Z
WRITE Cycle, Begin Burst	External	L	L	Н	L	Н	L	Х	L	Х	L–H	D
READ Cycle, Begin Burst	External	L	L	Н	L	Н	L	Х	Н	L	L–H	Q
READ Cycle, Begin Burst	External	L	L	Н	L	Н	L	Х	Н	Н	L-H	High-Z
READ Cycle, Continue Burst	Next	Х	Х	Х	L	Н	Н	L	Н	L	L–H	Q
READ Cycle, Continue Burst	Next	Х	Х	Х	L	Н	Н	L	Н	Н	L–H	High-Z
READ Cycle, Continue Burst	Next	Н	Х	Х	L	Х	Н	L	Н	L	L–H	Q
READ Cycle, Continue Burst	Next	Н	Х	Х	L	Х	Н	L	Н	Н	L–H	High-Z
WRITE Cycle, Continue Burst	Next	Х	Х	Х	L	Н	Н	L	L	Х	L–H	D
WRITE Cycle, Continue Burst	Next	Н	Х	Х	L	Х	Н	L	L	Х	L–H	D
READ Cycle, Suspend Burst	Current	Х	Х	Х	L	Н	Н	Н	Н	L	L–H	Q
READ Cycle, Suspend Burst	Current	Х	Х	Х	L	Н	Н	Н	Н	Н	L–H	High-Z
READ Cycle, Suspend Burst	Current	Н	Х	Х	L	Х	Н	Н	Н	L	L–H	Q
READ Cycle, Suspend Burst	Current	Н	Х	Х	L	Х	Н	Н	Н	Н	L–H	High-Z
WRITE Cycle, Suspend Burst	Current	Х	Х	Х	L	Н	Н	Н	L	Х	L–H	D
WRITE Cycle, Suspend Burst	Current	Н	Х	Х	L	Х	Н	Н	L	Х	L-H	D

NOTE:

1. X means "Don't Care." # means active LOW. H means logic HIGH. L means logic LOW.

2. For WRITE#, L means any one or more byte write enable signals (BWa#, BWb#, BWc#, or BWd#) and BWE# are LOW or GW# is LOW. WRITE# = H for all BWx#, BWE#, GW# HIGH.

3. BWa# enables WRITEs to DQa pins/balls and DQPa. BWb# enables WRITEs to DQb pins/balls and DQPb. BWc# enables WRITEs to DQc pins/balls and DQPc. BWd# enables WRITEs to DQd pins/balls and DQPd. DQPa and DQPb are only available on the x18 and x36 versions. DQPc and DQPd are only available on the x36 version.

4. All inputs except OE# and ZZ must meet setup and hold times around the rising edge (LOW to HIGH) of CLK.

5. Wait states are inserted by suspending burst.

6. For a WRITE operation following a READ operation, OE# must be HIGH before the input data setup time and held HIGH throughout the input data hold time.

7. This device contains circuitry that will ensure the outputs will be in High-Z during power-up.

8. ADSP# LOW always initiates an internal READ at the L–H edge of CLK. A WRITE is performed by setting one or more byte write enable signals and BWE# LOW or GW# LOW for the subsequent L–H edge of CLK. Refer to WRITE timing diagram for clarification.

Downloaded from Elcodis.com electronic components distributor



Absolute Maximum Ratings 3.3V VDD

Voltage on VDD Supply Relative to Vss-0.5V to +4.6V Voltage on VDDQ Supply Relative to Vss-0.5V to +4.6V VIN (DQx)-0.5V to VDDQ + 0.5V VIN (inputs)-0.5V to VDD + 0.5V Storage Temperature (TQFP)-55°C to +150°C Storage Temperature (FBGA)-55°C to +125°C Junction Temperature+150°C Short Circuit Output Current100mA

2.5V VDD

Voltage on VDD Supply	
Relative to Vss	0.3V to +3.6V
Voltage on VDDQ Supply	
Relative to Vss	-0.3V to +3.6V
VIN (DQx)	0.3V to VDDQ + 0.3V
VIN (inputs)	0.3V to VDD + 0.3V
Storage Temperature (TQFP)	55°C to +150°C
Storage Temperature (FBGA)	55°C to +125°C
Junction Temperature	+150°C
Short Circuit Output Current	100mA

Stresses greater than those listed may cause permanent damage to the device. This is a stress rating only, and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

Maximum Junction Temperature depends upon package type, cycle time, loading, ambient temperature and airflow.

Table 8: 3.3V VDD, 3.3V I/O DC Electrical Characteristics and Operating Conditions

Notes appear following parameter tables on page 17; $0^{\circ}C \le T_A \le +70^{\circ}C$; VDD and VDDQ = 3.3V ±0.165V unless otherwise noted

DESCRIPTION	CONDITIONS	SYMBOL	MIN	MAX	UNITS	NOTES
Input High (Logic 1) Voltage		Vih	2.0	VDD + 0.3	V	1, 2
Input Low (Logic 0) Voltage		VIL	-0.3	0.8	V	1, 2
Input Leakage Current	$0V \leq V \text{IN} \leq V \text{DD}$	ILi	-1.0	1.0	μA	4
Output Leakage Current	$\begin{array}{l} \text{Output(s) disabled,} \\ \text{OV} \leq \text{VIN} \leq \text{VDD} \end{array}$	ILo	-1.0	1.0	μA	
Output High Voltage	Iон = -4.0mA	Vон	2.4	-	V	1
Output Low Voltage	IOL = 8.0mA	Vol	_	0.4	V	1
Supply Voltage		Vdd	3.135	3.465	V	1
Isolated Output Buffer Supply		VddQ	3.135	Vdd	V	1, 5



Table 9: 3.3V VDD, 2.5V I/O DC Electrical Characteristics and Operating Conditions

Notes appear following parameter tables on page 17; $0^{\circ}C \le T_A \le +70^{\circ}C$; VDD = 3.3V ±0.165V and VDDQ = 2.5V ±0.125V unless otherwise noted

DESCRIPTION	CONDITIONS SYMBOL MIN		MIN	MAX	UNITS	NOTES
Input High (Logic 1) Voltage	Data bus (DQx)	VIHQ	1.7	VDDQ + 0.3	V	1, 2
	Inputs	Viн	1.7	VDD + 0.3	V	1, 2
Input Low (Logic 0) Voltage		VIL	-0.3	0.7	V	1, 2
Input Leakage Current	$0V \le VIN \le VDD$	ILi	-1.0	1.0	μA	4
Output Leakage Current	$\begin{array}{l} \text{Output(s) disabled,} \\ \text{OV} \leq \text{VIN} \leq \text{VDDQ (DQx)} \end{array}$	ILO	-1.0	1.0	μA	
Output High Voltage	Iон = -2.0mA	Voн	1.7	-	V	1
	Iон = -1.0mA	Voн	2.0	_	V	1
Output Low Voltage	IOL = 2.0mA	Vol	-	0.7	V	1
	IOL = 1.0mA	Vol	-	0.4	V	1
Supply Voltage		Vdd	3.135	3.465	V	1
Isolated Output Buffer Supply		VddQ	2.375	2.625	V	1, 5

Table 10: 2.5V VDD, 2.5V I/O DC Electrical Characteristics and Operating Conditions

Notes appear following parameter tables on page 17; $0^{\circ}C \le T_A \le +70^{\circ}C$; VDD and VDDQ = 2.5V ±0.125V unless otherwise noted

DESCRIPTION	CONDITIONS	SYMBOL	MIN	MAX	UNITS	NOTES
Input High (Logic 1) Voltage	Data bus (DQx)	VIHQ	1.7	VDDQ + 0.3	V	1, 3
	Inputs	Vih	1.7	VDD + 0.3	V	1, 3
Input Low (Logic 0) Voltage		VIL	-0.3	0.7	V	1, 3
Input Leakage Current	$0V \leq V \text{IN} \leq V \text{DD}$	ILi	-1.0	1.0	μA	4
Output Leakage Current	$\begin{array}{l} Output(s) \mbox{ disabled,} \\ 0V \leq V \mbox{ IN } \leq V \mbox{ DDQ } (DQx) \end{array}$	ILo	-1.0	1.0	μA	
Output High Voltage	Іон = -2.0mA	Voн	1.7	-	V	1
	IOH = -1.0mA	Voн	2.0	-	V	1
Output Low Voltage	IOL = 2.0mA	Vol	-	0.7	V	1
	IOL = 1.0mA	Vol	-	0.4	V	1
Supply Voltage		Vdd	2.375	2.625	V	1
Isolated Output Buffer Supply		VddQ	2.375	2.625	V	1, 5



Table 11: TQFP Capacitance

Note 6; notes appear following parameter tables on page 17

DESCRIPTION	CONDITIONS	SYMBOL	ТҮР	MAX	UNITS
Control Input Capacitance		Cı	4.2	5	pF
Input/Output Capacitance (DQ)	T _A = 25°C; f = 1 MHz;	Со	3.5	4	pF
Address Input Capacitance	VDD = 3.3V	CA	4	5	pF
Clock Capacitance		Сск	4.2	5	pF

Table 12: FBGA Capacitance

Note 6; notes appear following parameter tables on page 17

DESCRIPTION	CONDITIONS	SYMBOL	ТҮР	MAX	UNITS
Control Input Capacitance		Cı	4	5	pF
Input/Output Capacitance (DQ)	T _A = 25°C; f = 1 MHz;	Co	4	4.5	pF
Address Input Capacitance	VDD = 3.3V	CA	4	5	pF
Clock Capacitance		Сск	5	5.5	pF

Table 13: TQFP Thermal Resistance

Note 6; notes appear following parameter tables on page 17

DESCRIPTION	CONDITIONS	SYMBOL	ТҮР	UNITS
Junction to Ambient (Airflow of 1m/s, two-layer board)	Test conditions follow standard test methods and procedures for measuring thermal impedance,	θ_{JA}	28.9	°C/W
Thermal Resistance Junction to Case (Top)	per ElA/JESD51.	θ _{JC}	4.2	°C/W

Table 14: FBGA Thermal Resistance

Note 6; notes appear following parameter tables on page 17

DESCRIPTION	CONDITIONS	SYMBOL	ТҮР	UNITS
Junction to Ambient (Airflow of 1m/s, two-layer board)	Test conditions follow standard test methods and procedures for measuring thermal impedance,	θ_{JA}	32	°C/W
Junction to Case (Top)	per EIA/JESD51.	θ _{JC}	1.7	°C/W
Junction to Board (Bottom)		θ_{JB}	10.4	°C/W



Table 15:3.3V VDD IDD Operating Conditions and Maximum Limits
(1 Meg x 18 and 512K x 36)

Notes appear following parameter tables on page 17; $0^{\circ}C \le T_A \le +70^{\circ}C$; VDD and VDDQ = 3.3V ±0.165V unless otherwise noted

					M	AX			
DESCRIPTION	CONDITIONS	SYM	ТҮР	-5	-6	-7.5	-10	UNITS	NOTES
Power Supply Current: Operating	Device selected; All inputs ≤ VIL or ≥ VIH; Cycle time ≥ ^t KC (MIN); VDD = MAX; Outputs open	IDD	300	420	380	340	300	mA	7, 8, 9
Power Supply Current: Idle	Device selected; VDD = MAX; ADSC#, ADSP#, GW#, BWx#, ADV# \geq VIH; All inputs \leq Vss + 0.2 or \geq VDDQ - 0.2; Cycle time \geq ^t KC (MIN)		120	180	170	160	150	mA	7, 8, 9
CMOS Standby	Device deselected; VDD = MAX; All inputs ≤ Vss + 0.2 or ≥ VDDQ - 0.2; All inputs static; CLK frequency = 0		8	30	30	30	30	mA	8, 9
Clock Running	Device deselected; VDD = MAX; ADSC#, ADSP#, GW#, BWx#, ADV# \geq VIH; All inputs \leq Vss + 0.2 or \geq VDDQ - 0.2; Cycle time \geq ^t KC (MIN)		120	180	170	160	150	mA	8, 9
Snooze Mode	ZZ ≥ VIH	Isb2z	8	30	30	30	30	mA	9

Table 16:2.5V VDD, IDD Operating Conditions and Maximum Limits
(1 Meg x 18 and 512K x 36)

Notes appear following parameter tables on page 17; $0^{\circ}C \le T_A \le +70^{\circ}C$; VDD and VDDQ = 2.5V ±0.125V unless otherwise noted

	MAX								
DESCRIPTION	CONDITIONS	SYM	ТҮР	-5	-6	-7.5	-10	UNITS	NOTES
Power Supply Current: Operating	Device selected; All inputs \leq VIL or \geq VIH; Cycle time \geq ^t KC (MIN); VDD = MAX; Outputs open	IDD	230	350	300	260	230	mA	7, 8, 10
Power Supply Current: Idle	Device selected; VDD = MAX; ADSC#, ADSP#, GW#, BWx#, ADV# \geq VIH; All inputs \leq Vss + 0.2 or \geq VDDQ - 0.2; Cycle time \geq ^t KC (MIN)	IDD1	90	150	130	110	90	mA	7, 8, 10
CMOS Standby	Device deselected; VDD = MAX; All inputs ≤ Vss + 0.2 or ≥ VDDQ - 0.2; All inputs static; CLK frequency = 0		8	30	30	30	30	mA	8, 10
Clock Running	Device deselected; VDD = MAX; ADSC#, ADSP#, GW#, BWx#, ADV# \geq VIH; All inputs \leq Vss + 0.2 or \geq VDDQ - 0.2; Cycle time \geq ^t KC (MIN)	Isb4	90	150	130	110	90	mA	8, 10
Snooze Mode	ZZ ≥ VIH	Isb2z	8	30	30	30	30	mA	10



Table 17: AC Electrical Characteristics and Recommended Operating Conditions

Note 11; notes appear following parameter tables on page 17; $0^{\circ}C \le T_A \le +70^{\circ}C$; $T_J \le 95^{\circ}C$ (commercial); $T_J \le 110^{\circ}C$ (industrial); VDD = 3.3V ± 0.165V unless otherwise noted

		-	5	-	6	-7	.5	-'	10		
DESCRIPTION	SYM	MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	UNITS	NOTES
Clock											
Clock cycle time	^t KC	5.0		6.0		7.5		10.0		ns	
Clock frequency	^f KF		200		166		133		100	MHz	
Clock HIGH time	^t KH	2.0		2.3		2.5		3.0		ns	12
Clock LOW time	^t KL	2.0		2.3		2.5		3.0		ns	12
Output Times						1			1	1	
Clock to output valid	^t KQ		3.1		3.5		4.0		5.0	ns	
Clock to output invalid	^t KQX	1.0		1.5		1.5		1.5		ns	13
Clock to output in Low-Z	^t KQLZ	0		0		0		0		ns	6, 13, 14
Clock to output in High-Z	^t KQHZ		3.1		3.5		4.2		5.0	ns	6, 13, 14
OE# to output valid	^t OEQ		3.1		3.5		4.0		5.0	ns	15
OE# to output in Low-Z	^t OELZ	0		0		0		0		ns	6, 13, 14
OE# to output in High-Z	^t OEHZ		3.0		3.0		3.5		4.5	ns	6, 13, 14
Setup Times											
Address	^t AS	1.4		1.5		1.5		2.0		ns	16, 17
Address status (ADSC#, ADSP#)	^t ADSS	1.4		1.5		1.5		2.0		ns	16, 17
Address advance (ADV#)	^t AAS	1.4		1.5		1.5		2.0		ns	16, 17
Write signals (BWa#-BWd#, BWE#, GW#)	tWS	1.4		1.5		1.5		2.0		ns	16, 17
Data-in	^t DS	1.4		1.5		1.5		2.0		ns	16, 17
Chip enables (CE#, CE2#, CE2)	^t CES	1.4		1.5		1.5		2.0		ns	16, 17
Hold Times											
Address	^t AH	0.4		0.5		0.5		0.5		ns	16, 17
Address status (ADSC#, ADSP#)	^t ADSH	0.4		0.5		0.5		0.5		ns	16, 17
Address advance (ADV#)	^t AAH	0.4		0.5		0.5		0.5		ns	16, 17
Write signals (BWa#-BWd#, BWE#, GW#)	tWH	0.4		0.5		0.5		0.5		ns	16, 17
Data-in	^t DH	0.4		0.5		0.5		0.5		ns	16, 17
Chip enables (CE#, CE2#, CE2)	^t CEH	0.4		0.5		0.5		0.5		ns	16, 17



Notes

- 1. All voltages referenced to Vss (GND).
- 2. For 3.3V VDD:

 $\begin{array}{ll} Overshoot: & V\mathrm{IH} \leq +4.6V \mbox{ for } t \leq {}^{t}\mathrm{KC}/2 \mbox{ for } I \leq 20m\mathrm{A} \\ \text{Undershoot: } & V\mathrm{IL} \geq -0.7V \mbox{ for } t \leq {}^{t}\mathrm{KC}/2 \mbox{ for } I \leq 20m\mathrm{A} \\ \text{Power-up: } & V\mathrm{IH} \leq +3.6V \mbox{ and } V\mathrm{DD} \leq 3.135V \mbox{ for } t \leq 200m\mathrm{s} \\ \end{array}$

3. For 2.5V VDD:


- 4. The MODE and ZZ pins/balls have an internal pull-up/pull-down and input leakage = $\pm 10\mu$ A.
- 5. VDDQ should never exceed VDD. VDD and VDDQ can be connected together.
- 6. This parameter is sampled.
- 7. IDD is specified with no output current and increases with faster cycle times. IDDQ increases with faster cycle times and greater output loading.
- 8. "Device deselected" means device is in powerdown mode as defined in the truth table. "Device selected" means device is active (not in powerdown mode).
- 9. Typical values are measured at 3.3V, 25°C, and 10ns cycle time.
- 10. Typical values are measured at 2.5V, 25°C, and 10ns cycle time.
- 11. Test conditions as specified with the output loading shown in Figures 11 and 12 for 3.3V I/O and

Figures 13 and 14 for 2.5V I/O unless otherwise noted.

- 12. Measured as HIGH above VIH and LOW below VIL.
- 13. This parameter is measured with the output loading shown in Figure 12 for 3.3V I/O and Figure 14 for 2.5V I/O.
- 14. Refer to Technical Note TN-58-09, "Synchronous SRAM Bus Contention Design Considerations," for a more thorough discussion of these parameters.
- 15. OE# is a "Don't Care" when a byte write enable is sampled LOW.
- 16. A WRITE cycle is defined by at least one byte write (BWa#–BWd#) being LOW, the byte write enable (BWE#) active, and ADSC# LOW for the required setup and hold times. A READ cycle is defined by the byte write enable (BWE#) being HIGH or ADSP# LOW for the required setup and hold times.
- 17. This is a synchronous device. All addresses must meet the specified setup and hold times when either ADSC# or ADSP# is LOW and chip is enabled. All other synchronous inputs must meet the setup and hold times with stable logic levels for all rising edges of CLK when the chip is enabled. To remain enabled, chip enable must be valid at each rising edge when either ADSC# or ADSP# is LOW.




Figure 7: READ Timing



- 1. Q(A2) refers to output from address A2. Q(A2 + 1) refers to output from the next internal burst address following A2.
- CE2# and CE2 have timing identical to CE#. On this diagram, when CE# is LOW, CE2# is LOW and CE2 is HIGH. When CE# is HIGH, CE2# is HIGH and CE2 is LOW.
- 3. Timing diagram is shown assuming that the device was not enabled before entering into this sequence. OE# does not cause Q to be driven until after the following clock rising edge. (This note applies to whole diagram.)
- 4. Outputs are disabled within one clock cycle after deselect.




Figure 8: WRITE Timing



- 1. D(A2) refers to input for address A2. D(A2 + 1) refers to input for the next internal burst address following A2.
- 2. CE2# and CE2 have timing identical to CE#. On this diagram, when CE# is LOW, CE2# is LOW and CE2 is HIGH. When CE# is HIGH, CE2# is HIGH and CE2 is LOW.
- 3. OE# must be HIGH before the input data setup and held HIGH throughout the data hold time. This prevents input/output data contention for the time period prior to the byte write enable inputs being sampled.
- 4. ADV# must be HIGH to permit a WRITE to the loaded address.
- 5. Full-width WRITE can be initiated by GW# LOW; or GW# HIGH and BWE#, BWa#, and BWb# LOW for x18 device; or GW# HIGH and BWE#, BWa#–BWd# LOW for x32 and x36 devices.



Figure 9: READ/WRITE Timing



- 1. Q(A4) refers to output from address A4. Q(A4 + 1) refers to output from the next internal burst address following A4.
- 2. CE2# and CE2 have timing identical to CE#. On this diagram, when CE# is LOW, CE2# is LOW and CE2 is HIGH. When CE# is HIGH, CE2# is HIGH and CE2 is LOW.
- 3. The data bus (Q) remains in High-Z following a WRITE cycle unless an ADSP#, ADSC#, or ADV# cycle is performed.
- 4. GW# is HIGH.
- 5. Back-to-back READs may be controlled by either ADSP# or ADSC#.
- 6. This undefined READ will follow any WRITE cycle which is transitioned to a Read, Deselect, or Snooze.



SNOOZE MODE

SNOOZE MODE is a low-current, power-down mode in which the device is deselected and current is reduced to ISB2Z. The duration of SNOOZE MODE is dictated by the length of time ZZ is in a HIGH state. After the device enters SNOOZE MODE, all inputs except ZZ become gated inputs and are ignored.

ZZ is an asynchronous, active HIGH input that causes the device to enter SNOOZE MODE. When ZZ

becomes a logic HIGH, ISB2Z is guaranteed after the setup time ^tZZ is met. Any READ or WRITE operation pending when the device enters SNOOZE MODE is not guaranteed to complete successfully. Therefore, SNOOZE MODE must not be initiated until valid pending operations are completed.


Table 18: SNOOZE MODE Electrical Characteristics

DESCRIPTION	CONDITIONS	SYMBOL	MIN	МАХ	UNITS	NOTES
Current during SNOOZE MODE	ZZ ≥ VIH	ISB2Z		30	mA	
ZZ active to input ignored		^t ZZ		2(^t KC)	ns	1
ZZ inactive to input sampled		^t RZZ	2(^t KC)		ns	1
ZZ active to snooze current		tZZI		2(^t KC)	ns	1
ZZ inactive to exit snooze current		^t RZZI	0		ns	1

NOTE:

1. This parameter is sampled.

Figure 10: SNOOZE MODE Waveform





3.3V VDD, 3.3V I/O AC Test Conditions

Input pulse levels	.VIH = (VDD/2.2) + 1.5V
	VIL = (VDD/2.2) - 1.5V
Input rise and fall times	1ns
Input timing reference levels	
Output reference levels	VDDQ/2.2
Output load	See Figures 11 and 12

3.3V VDD, 2.5V I/O AC Test Conditions

Input pulse levels	VIH = (VDD/2.64) + 1.25V
	VIL = (VDD/2.64) - 1.25V
Input rise and fall times	1ns
Input timing reference level	s VDD/2.64
Output reference levels	VDDQ/2
Output load	See Figures 13 and 14

3.3V I/O Output Load Equivalents

Figure 11:





Figure 12:



NOTE:


For Figures 11 and 13, 30pF = distributive test jig capacitance.

2.5V VDD, 2.5V I/O AC Test Conditions


Input pulse levels	. VIH = (VDD/2) + 1.25V
	VIL = (VDD/2) - 1.25V
Input rise and fall times	1ns
Input timing reference levels	
Output reference levels	VDDQ/2
Output load	See Figures 13 and 14

2.5V I/O Output Load Equivalents

Figure 13:









IEEE 1149.1 Serial Boundary Scan (JTAG)


The SRAM incorporates a serial boundary scan test access port (TAP). This port operates in accordance with IEEE Standard 1149.1-1990 but does not have the set of functions required for full 1149.1 compliance. These functions from the IEEE specification are excluded because their inclusion places an added delay in the critical speed path of the SRAM. Note that the TAP controller functions in a manner that does not conflict with the operation of other devices using 1149.1 fully compliant TAPs. The TAP operates using JEDEC-standard 3.3V or 2.5V I/O logic levels.

The SRAM contains a TAP controller, instruction register, boundary scan register, bypass register, and ID register.

Disabling the JTAG Feature

These balls can be left floating (unconnected), if the JTAG function is not to be implemented. Upon powerup, the device will come up in a reset state which will not interfere with the operation of the device.

Figure 15: TAP Controller State Diagram



NOTE:

The 0/1 next to each state represents the value of TMS at the rising edge of TCK.

Test Access Port (TAP) Test Clock (TCK)

The test clock is used only with the TAP controller. All inputs are captured on the rising edge of TCK. All outputs are driven from the falling edge of TCK.

Test MODE SELECT (TMS)

The TMS input is used to give commands to the TAP controller and is sampled on the rising edge of TCK. It is allowable to leave this ball unconnected if the TAP is not used. The ball is pulled up internally, resulting in a logic HIGH level.


Test Data-In (TDI)

The TDI ball is used to serially input information into the registers and can be connected to the input of any of the registers. The register between TDI and TDO is chosen by the instruction that is loaded into the TAP instruction register. For information on loading the instruction register, see Figure 15. TDI is internally pulled up and can be unconnected if the TAP is unused in an application. TDI is connected to the most significant bit (MSB) of any register. (See Figure 16.)

Test Data-Out (TDO)

The TDO output ball is used to serially clock dataout from the registers. The output is active depending upon the current state of the TAP state machine. (See Figure 15.) The output changes on the falling edge of TCK. TDO is connected to the least significant bit (LSB) of any register. (See Figure 16.)

Figure 16:



NOTE:

X = 74 for all configurations.



Performing a TAP Reset

A RESET is performed by forcing TMS HIGH (VDD) for five rising edges of TCK. This RESET does not affect the operation of the SRAM and may be performed while the SRAM is operating.

At power-up, the TAP is reset internally to ensure that TDO comes up in a High-Z state.

TAP Registers

Registers are connected between the TDI and TDO balls and allow data to be scanned into and out of the SRAM test circuitry. Only one register can be selected at a time through the instruction register. Data is serially loaded into the TDI ball on the rising edge of TCK. Data is output on the TDO ball on the falling edge of TCK.

Instruction Register

Three-bit instructions can be serially loaded into the instruction register. This register is loaded when it is placed between the TDI and TDO balls as shown in Figure 16. Upon power-up, the instruction register is loaded with the IDCODE instruction. It is also loaded with the IDCODE instruction if the controller is placed in a reset state as described in the previous section.

When the TAP controller is in the Capture-IR state, the two least significant bits are loaded with a binary "01" pattern to allow for fault isolation of the boardlevel serial test data path.

Bypass Register

To save time when serially shifting data through registers, it is sometimes advantageous to skip certain chips. The bypass register is a single-bit register that can be placed between the TDI and TDO balls. This allows data to be shifted through the SRAM with minimal delay. The bypass register is set LOW (Vss) when the BYPASS instruction is executed.

Boundary Scan Register

The boundary scan register is connected to all the input and bidirectional balls on the SRAM. The SRAM has a 75-bit-long register.

The boundary scan register is loaded with the contents of the RAM I/O ring when the TAP controller is in the Capture-DR state and is then placed between the TDI and TDO balls when the controller is moved to the Shift-DR state. The EXTEST, SAMPLE/PRELOAD and SAMPLE Z instructions can be used to capture the contents of the I/O ring. The Boundary Scan Order tables show the order in which the bits are connected. Each bit corresponds to one of the bumps on the SRAM package. The MSB of the register is connected to TDI, and the LSB is connected to TDO.

Identification (ID) Register

The ID register is loaded with a vendor-specific, 32bit code during the Capture-DR state when the IDCO-DEcommand is loaded in the instruction register. The IDCODE is hardwired into the SRAM and can be shifted out when the TAP controller is in the Shift-DR state. The ID register has a vendor code and other information described in the Identification Register Definitions table.

TAP Instruction Set Overview

Eight different instructions are possible with the threebit instruction register. All combinations are listed in the Instruction Codes table. Three of these instructions are listed as RESERVED and should not be used. The other five instructions are described in detail below.

The TAP controller used in this SRAM is not fully compliant to the 1149.1 convention because some of the mandatory 1149.1 instructions are not fully implemented.

The TAP controller cannot be used to load address, data or control signals into the SRAM and cannot preload the I/O buffers. The SRAM does not implement the 1149.1 commands EXTEST or INTEST or the PRE-LOAD portion of SAMPLE/PRELOAD; rather, it performs a capture of the I/O ring when these instructions are executed.

Instructions are loaded into the TAP controller during the Shift-IR state when the instruction register is placed between TDI and TDO. During this state, instructions are shifted through the instruction register through the TDI and TDO balls. To execute the instruction once it is shifted in, the TAP controller needs to be moved into the Update-IR state.

EXTEST

EXTEST is a mandatory 1149.1 instruction which is to be executed whenever the instruction register is loaded with all 0s. EXTEST is not implemented in this SRAM TAP controller, and therefore this device is not compliant to1149.1. The TAP controller does recognize an all-0 instruction.



When an EXTEST instruction is loaded into the instruction register, the SRAM responds as if a SAM-PLE/PRELOAD instruction has been loaded. There is one difference between the two instructions. Unlike the SAMPLE/PRELOAD instruction, EXTEST places the SRAM outputs in a High-Z state.

IDCODE

The IDCODE instruction causes a vendor-specific, 32-bit code to be loaded into the instruction register. It

also places the instruction register between the TDI and TDO balls and allows the IDCODE to be shifted out of the device when the TAP controller enters the Shift-DR state.

The IDCODE instruction is loaded into the instruction register upon power-up or whenever the TAP controller is given a test logic reset state.

SAMPLE Z

The SAMPLE Z instruction causes the boundary scan register to be connected between the TDI and TDO balls when the TAP controller is in a Shift-DR state. It also places all SRAM outputs into a High-Z state.

SAMPLE/PRELOAD

SAMPLE/PRELOAD is a 1149.1 mandatory instruction. The PRELOAD portion of this instruction is not implemented, so the device TAP controller is not fully 1149.1-compliant.

When the SAMPLE/PRELOAD instruction is loaded into the instruction register and the TAP controller is in the Capture-DR state, a snapshot of data on the inputs and bidirectional balls is captured in the boundary scan register.

The user must be aware that the TAP controller clock can only operate at a frequency up to 10 MHz, while the SRAM clock operates more than an order of magnitude faster. Because there is a large difference in

the clock frequencies, it is possible that during the Capture-DR state, an input or output will undergo a transition. The TAP may then try to capture a signal while in transition (metastable state). This will not harm the device, but there is no guarantee as to the value that will be captured. Repeatable results may not be possible.

To guarantee that the boundary scan register will capture the correct value of a signal, the SRAM signal must be stabilized long enough to meet the TAP controller's capture setup plus hold time (^tCS plus ^tCH).

The SRAM clock input might not be captured correctly if there is no way in a design to stop (or slow) the clock during a SAMPLE/PRELOAD instruction. If this is an issue, it is still possible to capture all other signals and simply ignore the value of the CLK captured in the boundary scan register.

Once the data is captured, it is possible to shift out the data by putting the TAP into the Shift-DR state. This places the boundary scan register between the TDI and TDO balls.

Note that since the PRELOAD part of the command is not implemented, putting the TAP to the Update-DR state while performing a SAMPLE/PRELOAD instruction will have the same effect as the Pause-DR command.

BYPASS

When the BYPASS instruction is loaded in the instruction register and the TAP is placed in a Shift-DR state, the bypass register is placed between the TDI and TDO balls. The advantage of the BYPASS instruction is that it shortens the boundary scan path when multiple devices are connected together on a board.

Reserved

These instructions are not implemented but are reserved for future use. Do not use these instructions.



Figure 17: TAP Timing




Table 19: TAP AC Electrical Characteristics

Notes 1, 2; 0°C \leq T_A \leq +70°C; VDD = 3.3V ±0.165V or 2.5V ±0.125V

DESCRIPTION	SYMBOL	MIN	MAX	UNITS			
Clock	Clock						
Clock cycle time	^t тнтн	100		ns			
Clock frequency	fTF		10	MHz			
Clock HIGH time	^t THTL	40		ns			
Clock LOW time	^t TLTH	40		ns			
Output Times	· · · · ·						
TCK LOW to TDO unknown	^t TLOX	0		ns			
TCK LOW to TDO valid	^t TLOV		20	ns			
TDI valid to TCK HIGH	^t DVTH	10		ns			
TCK HIGH to TDI invalid	^t THDX	10		ns			
Setup Times	· · · · ·						
TMS setup	^t MVTH	10		ns			
Capture setup	tCS	10		ns			
Hold Times	· · · ·						
TMS hold	^t THMX	10		ns			
Capture hold	^t CH	10		ns			

NOTE:

1. ^tCS and ^tCH refer to the setup and hold time requirements of latching data from the boundary scan register.


2. Test conditions are specified using the load in Figures 18 and 19.



3.3V TAP AC Test Conditions

Input pulse levels	Vss to 3.0V
Input rise and fall times	1ns
Input timing reference levels	
Output reference levels	
Test load termination supply voltage	1.5V

Figure 18: 3.3V TAP AC Output Load Equivalent



 $0^{o}C \leq T_{A} \leq +70^{o}C; \mbox{ Vdd}$ = 3.3V ±0.165V unless otherwise noted

2.5V TAP AC Test Conditions

Input pulse levels	Vss to 2.5V
Input rise and fall times	1ns
Input timing reference levels	
Output reference levels	1.25V
Test load termination supply voltage	1.25V

Figure 19: 2.5V TAP AC Output Load Equivalent




Table 20: 3.3V VDD, TAP DC Electrical Characteristics and Operating Conditions

DESCRIPTION	CONDITIONS	SYMBOL	MIN	MAX	UNITS	NOTES
Input High (Logic 1) Voltage		Vih	2.0	VDD + 0.3	V	1, 2
Input Low (Logic 0) Voltage		VIL	-0.3	0.8	V	1, 2
Input Leakage Current	$0V \leq V \text{IN} \leq V \text{DD}$	ILi	-10	10	μA	1, 2
Output Leakage Current	Output(s) disabled, $0V \le VIN \le VDD$ (TDO)	ILo	-10	10	μA	1, 2
Output Low Voltage	Ιοις = 100μΑ	Vol1		0.7	V	1, 2
	IOLT = 2mA	Vol2		0.8	V	1, 2
Output High Voltage	Іонс = -100µА	Voh1	2.9		V	1, 2
	Іонт = -2mA	Vон2	2.0		V	1, 2

Table 21: 2.5V VDD, TAP DC Electrical Characteristics and Operating Conditions

 $0^{o}C \leq T_{A} \leq +70^{o}C; \mbox{ VDD}$ = 2.5V ±0.125V unless otherwise noted

DESCRIPTION	CONDITIONS	SYMBOL	MIN	MAX	UNITS	NOTES
Input High (Logic 1) Voltage		Vih	1.7	VDD + 0.3	V	1, 2
Input Low (Logic 0) Voltage		VIL	-0.3	0.7	V	1, 2
Input Leakage Current	$0V \le VIN \le VDD$	ILi	-10	10	μΑ	1, 2
Output Leakage Current	Output(s) disabled, $0V \le VIN \le VDD$ (TDO)	ILo	-10	10	μΑ	1, 2
Output Low Voltage	Ιοις = 100μΑ	Vol1		0.2	V	1, 2
	IOLT = 2mA	Vol2		0.7	V	1, 2
Output High Voltage	Іонс = -100µА	Vон1	2.1		V	1, 2
	Iонт = -2mA	Vон2	1.7		V	1, 2

NOTE:

1. All voltages referenced to Vss (GND).

2. TAP control balls only. For boundary scan ball specifications, please refer to the I/O DC Electrical Characteristics and Operation Conditions tables.

18Mb: 1 Meg x 18, 512K x 32/36, Pipelined, SCD SyncBurst SRAM MT58L1MY18P1_16_D.fm – Rev. D, Pub 2/03



Table 22: Identification Register Definitions

INSTRUCTION FIELD	BIT CONFIGURATION	DESCRIPTION
Revision Number (31:28)	0000	Reserved for version number.
Device Depth (27:23)	00111 00110	Defines depth of 1Mb. Defines depth of 512K.
Device Width (22:18)	00011 00100	Defines width of x18 bits. Defines width of x32 or x36 bits.
Micron Device ID (17:12)	XXXXXX	Reserved for future use.
Micron JEDEC ID Code (11:1)	00000101100	Allows unique identification of SRAM vendor.
ID Register Presence Indicator (0)	1	Indicates the presence of an ID register.

Table 23:Scan Register Sizes

REGISTER NAME	BIT SIZE
Instruction	3
Bypass	1
ID	32
Boundary Scan: x18, x32, x36	75

Table 24: Instruction Codes

INSTRUCTION	CODE	DESCRIPTION	
EXTEST	000	Captures I/O ring contents. Places the boundary scan register between TDI and TDO. Forces all SRAM outputs to High-Z state. This instruction is not 1149.1-compliant.	
IDCODE	001	Loads the ID register with the vendor ID code and places the register between TDI and TDO. This operation does not affect SRAM operations.	
SAMPLE Z	010	Captures I/O ring contents. Places the boundary scan register between TDI and TDO. Forces all SRAM output drivers to a High-Z state.	
RESERVED	011	Do Not Use: This instruction is reserved for future use.	
SAMPLE/PRELOAD	100	Captures I/O ring contents. Places the boundary scan register between TDI and TDO. Does not affect SRAM operation. This instruction does not implement 1149.1 preload function and is therefore not 1149.1-compliant.	
RESERVED	101	Do Not Use: This instruction is reserved for future use.	
RESERVED	110	Do Not Use: This instruction is reserved for future use.	
BYPASS	111	Places the bypass register between TDI and TDO. This operation does not affect SRAM operations.	



Table 25: 165-Ball FBGA Boundary Scan Order (x18)

BIT#	SIGNAL NAME	BALL ID
1	MODE (LB0#)	1R
2	SA	6N
3	SA	11P
4	SA	8R
5	SA	8P
6	SA	9R
7	SA	9P
8	SA	10R
9	SA	10P
10	SA	11R
11	ZZ	11H
12	NC	11N
13	NC	11M
14	NC	11L
15	NC	11K
16	NC	11J
17	DQa	10M
18	DQa	10L
19	DQa	10K
20	DQa	10J
21	DQa	11G
22	DQa	11F
23	DQa	11E
24	DQa	11D
25	DQPa	11C
26	NC	10F
27	NC	10E
28	NC	10D
29	NC	10G
30	SA	11A
31	SA	10B
32	SA	10A
33	ADV#	9A
34	ADSP#	9B
35	ADSC#	8A
36	OE# (G#)	8B
37	BWE#	7A
38	GW#	7B

BIT#	SIGNAL NAME	BALL ID
39	CLK	6B
40	NC	11B
41	NC	1A
42	CE2#	6A
43	BWa#	5B
44	NC	5A
45	BWb#	4A
46	NC	4B
47	CE2	3B
48	CE#	3A
49	SA	2A
50	SA	2B
51	NC	1B
52	NC	1C
53	NC	1D
54	NC	1E
55	NC	1F
56	NC	1G
57	DQb	2D
58	DQb	2E
59	DQb	2F
60	DQb	2G
61	DQb	1J
62	DQb	1K
63	DQb	1L
64	DQb	1M
65	DQPb	1N
66	NC	2К
67	NC	2L
68	NC	2M
69	NC	2J
70	SA	3P
71	SA	3R
72	SA	4P
73	SA	4R
74	SA1	6P
75	SA0	6R



Table 26: 165-Ball FBGA Boundary Scan Order (x32)

BIT#	SIGNAL NAME	BALL ID
1	MODE (LB0#)	1R
2	SA	6N
3	SA	11P
4	SA	8R
5	SA	8P
6	SA	9R
7	SA	9P
8	SA	10R
9	SA	10P
10	SA	11R
11	ZZ	11H
12	NF	11N
13	DQa	11M
14	DQa	11L
15	DQa	11K
16	DQa	11J
17	DQa	10M
18	DQa	10L
19	DQa	10K
20	DQa	10J
21	DQb	11G
22	DQb	11F
23	DQb	11E
24	DQb	11D
25	DQb	10G
26	DQb	10F
27	DQb	10E
28	DQb	10D
29	NF	11C
30	NC	11A
31	SA	10B
32	SA	10A
33	ADV#	9A
34	ADSP#	9B
35	ADSC#	8A
36	OE# (G#)	8B
37	BWE#	7A
38	GW#	7B

BIT#	SIGNAL NAME	BALL ID
39	CLK	6B
40	NC	11B
41	NC	1A
42	CE2#	6A
43	BWa#	5B
44	BWb#	5A
45	BWc#	4A
46	BWd#	4B
47	CE2	3B
48	CE#	3A
49	SA	2A
50	SA	2B
51	NC	1B
52	NF	1C
53	DQc	1D
54	DQc	1E
55	DQc	1F
56	DQc	1G
57	DQc	2D
58	DQc	2E
59	DQc	2F
60	DQc	2G
61	DQd	1J
62	DQd	1K
63	DQd	1L
64	DQd	1M
65	DQd	2J
66	DQd	2K
67	DQd	2L
68	DQd	2M
69	NF	1N
70	SA	3P
71	SA	3R
72	SA	4P
73	SA	4R
74	SA1	6P
75	SA0	6R




Table 27: 165-Ball FBGA Boundary Scan Order (x36)

BIT#	SIGNAL NAME	BALL ID
1	MODE (LB0#)	1R
2	SA	6N
3	SA	11P
4	SA	8R
5	SA	8P
6	SA	9R
7	SA	9P
8	SA	10R
9	SA	10P
10	SA	11R
11	ZZ	11H
12	DQPa	11N
13	DQa	11M
14	DQa	11L
15	DQa	11K
16	DQa	11J
17	DQa	10M
18	DQa	10L
19	DQa	10K
20	DQa	10J
21	DQb	11G
22	DQb	11F
23	DQb	11E
24	DQb	11D
25	DQb	11C
26	DQb	10F
27	DQb	10E
28	DQb	10D
29	DQPb	10G
30	NC	11A
31	SA	10B
32	SA	10A
33	ADV#	9A
34	ADSP#	9B
35	ADSC#	8A
36	OE# (G#)	8B
37	BWE#	7A
38	GW#	7B

BIT#	SIGNAL NAME	BALL ID
39	CLK	6B
40	NC	11B
41	NC	1A
42	CE2#	6A
43	BWa#	5B
44	BWb#	5A
45	BWc#	4A
46	BWd#	4B
47	CE2	3B
48	CE#	3A
49	SA	2A
50	SA	2B
51	NC	1B
52	DQPc	1C
53	DQc	1D
54	DQc	1E
55	DQc	1F
56	DQc	1G
57	DQc	2D
58	DQc	2E
59	DQc	2F
60	DQc	2G
61	DQd	1J
62	DQd	1К
63	DQd	1L
64	DQd	1M
65	DQd	1N
66	DQd	2K
67	DQd	2L
68	DQd	2M
69	DQPd	2J
70	SA	3P
71	SA	3R
72	SA	4P
73	SA	4R
74	SA1	6P
75	SA0	6R



Figure 20: 100-Pin Plastic TQFP (JEDEC LQFP)




NOTE:

1. All dimensions in inches (millimeters) $\frac{MAX}{MIN}$ or typical where noted.

2. Package width and length do not include mold protrusion; allowable mold protrusion is 0.25mm per side.



Figure 21: 165-Ball FBGA



NOTE:

1. All dimensions in inches (millimeters) $\frac{MAX}{MIN}$ or typical where noted.

Data Sheet Designation

No Marking: This data sheet contains minimum and maximum limits specified over the complete power supply and temperature range for production devices. Although considered final, these specifications are subject to change, as further product development and data characterization sometimes occur.



8000 S. Federal Way, P.O. Box 6, Boise, ID 83707-0006, Tel: 208-368-3900 E-mail: prodmktg@micron.com, Internet: http://www.micron.com, Customer Comment Line: 800-932-4992

Micron, the M logo, the Micron logo, and SyncBurst are trademarks and/or service marks of Micron Technology, Inc. Pentium is a registered trademark of Intel Corporation.

18Mb: 1 Meg x 18, 512K x 32/36, Pipelined, SCD SyncBurst SRAM MT58L1MY18P1_16_D.fm – Rev. D, Pub 2/03



 Document Revision History Rev D; Pub. 2/03 	
Changed designation from Preliminary to Production	
 Rev C; Pub. 12/02	
• Rev. B; Pub. 11/02 Changed designation from ADVANCE to PRELIMINARY Corrected grammatical errors	11/02
• New ADVANCE data sheet for 0.16µm process; Rev. A, Pub. 6/02	

34