

## 2Mb **ZBT® SRAM**

### MT55L128L18P1, MT55L64L32P1, MT55L64L36P1


3.3V VDD, 3.3V I/O

#### **FEATURES**

- High frequency and 100 percent bus utilization
- Fast cycle times: 7.5ns and 10ns
- Single +3.3V ±5% power supply
- Advanced control logic for minimum control signal interface
- Individual BYTE WRITE controls may be tied LOW
- Single R/W# (read/write) control pin
- CKE# pin to enable clock and suspend operations
- Three chip enables for simple depth expansion
- Clock-controlled and registered addresses, data I/Os and control signals
- Internally self-timed, fully coherent WRITE
- Internally self-timed, registered outputs eliminate the need to control OE#
- SNOOZE MODE for reduced-power standby
- Common data inputs and data outputs
- Linear or Interleaved Burst Modes
- Burst feature (optional)
- Pin/function compatibility with 4Mb, 8Mb, and 16Mb ZBT SRAM
- 100-pin TQFP package
- Automatic power-down

OPTIONS	MARKING
• Timing (Access/Cycle/MHz)	
4.2ns/7.5ns/133 MHz	-7.5
5ns/10ns/100 MHz	-10
<ul> <li>Configurations</li> </ul>	
128K x 18	MT55L128L18P1
64K x 32	MT55L64L32P1
64K x 36	MT55L64L36P1
• Package	Т
100-pin TQFP	1
<ul> <li>Temperature</li> </ul>	
Commercial (0°C to +70°C)	None

Part Number Example: MT55L128L18P1T-10




#### **GENERAL DESCRIPTION**

The Micron<sup>®</sup> Zero Bus Turnaround<sup>™</sup> (ZBT<sup>®</sup>) SRAM family employs high-speed, low-power CMOS designs using an advanced CMOS process.


The MT55L128L18P1 and MT55L64L32/36P1 SRAMs integrate a 128K x 18, 64K x 32, or 64K x 36 SRAM core with advanced synchronous peripheral circuitry and a 2-bit burst counter. These SRAMs are optimized for 100 percent bus utilization, eliminating turnaround cycles for READ to WRITE, or WRITE to READ, transitions. All synchronous inputs pass through registers controlled by a positive-edge-triggered single clock input (CLK). The synchronous inputs include all addresses, all data inputs, chip enable (CE#), two additional chip enables for easy depth expansion (CE2, CE2#), cycle start input (ADV/LD#), synchronous clock enable (CKE#), byte write enables (BWa#, BWb#, BWc# and BWd#) and read/write (R/W#).

Asynchronous inputs include the output enable (OE#, which may be tied LOW for control signal minimization), clock (CLK) and snooze enable (ZZ, which may be tied LOW if unused). There is also a burst mode pin (MODE) that selects between interleaved and linear burst modes. MODE may be tied HIGH, LOW or left unconnected if burst is unused. The data-out (Q), enabled by OE#, is registered by the rising edge of CLK. WRITE cycles can be from one to four bytes wide as controlled by the write control inputs.

### FUNCTIONAL BLOCK DIAGRAM 128K x 18



### FUNCTIONAL BLOCK DIAGRAM 64K x 32/36



**NOTE:** Functional Block Diagrams illustrate simplified device operation. See truth tables, pin descriptions and timing diagrams for detailed information.



### **GENERAL DESCRIPTION (continued)**

All READ, WRITE, and DESELECT cycles are initiated by the ADV/LD# input. Subsequent burst addresses can be internally generated as controlled by the burst advance pin (ADV/LD#). Use of burst mode is optional. It is allowable to give an address for each individual READ and WRITE cycle. BURST cycles wrap around after the fourth access from a base address.

To allow for continuous, 100 percent use of the data bus, the pipelined ZBT SRAM uses a LATE LATE WRITE cycle. For example, if a WRITE cycle begins in clock cycle one, the address is present on rising edge one. BYTE WRITEs need to be asserted on the same cycle as the address. The data associated with the address is required two cycles later, or on the rising edge of clock cycle three.

Address and write control are registered on-chip to simplify WRITE cycles. This allows self-timed WRITE

cycles. Individual byte enables allow individual bytes to be written. During a BYTE WRITE cycle, BWa# controls DQa pins; BWb# controls DQb pins; BWc# controls DQc pins; and BWd# controls DQd pins. Cycle types can only be defined when an address is loaded, i.e., when ADV/LD# is LOW. Parity/ECC bits are only available on the x18 and x36 versions.

Micron's 2Mb ZBT SRAMs operate from a +3.3V VDD power supply, and all inputs and outputs are LVTTL-compatible. The device is ideally suited for systems requiring high bandwidth and zero bus turnaround delays.

Please refer to Micron's Web site (www.micron.com/sramds) for the latest data sheet.

#### PIN ASSIGNMENT TABLE

DB1# -40 -20 -20

PIN#	<b>x18</b>	x32	x36	
1	NC	NC	DQPc	
3	NC	DQPc	DQPc	
3	NC	DQc	DQc	
4 5 6 7		VddQ		
5		Vss		
6	NC	DQc	DQc	
	N	DQc	DQc	
8	DQb	DQc DQc	DQc DQc	
9	DQb		DQc	
10		Vss		
11		$V_{DD}Q$		
12	DQb	DQc	DQc	
13	DQb	DQc	DQc	
14	V <sub>DD</sub>			
15	V <sub>DD</sub>			
16		$V_{DD}$		
17		Vss		
18	DQb	DQd	DQd	
19	DQb	DQd	DQd	
20	VddQ			
21	Vss			
22	DQb	DQd	DQd	
23	DQb DQPb	DQd	DQd	
24		DQd	DQd	
25	NC	DQd	DQd	

PIN #	x18	x32	x36		
26	Vss				
27		VddQ			
28	NC	DQd	DQd		
29	NC	DQd	DQd		
30	NC	NC	DQPd		
31	MC	DDE (LBC	O#)		
32		SA			
33		SA			
34		SA			
35		SA			
36		SA1			
37		SA0			
38		DNU			
39	DNU				
40	Vss				
41	Vdd				
42	DNU				
43		DNU			
44	SA				
45	SA				
46	SA				
47	SA				
48	SA				
49	SA				
50		NC/SA*			


PIN #	x18	x32	x36	
51	NC	NC	DQa	
52	NC	DQa	DQa	
53	NC	DQa	DQa	
54		VddQ		
55		Vss		
56	NC	DQa	DQa	
57	NC	DQa	DQa	
58		DQa		
59		DQa		
60		Vss		
61		VddQ		
62		DQa		
63	DQa			
64	ZZ			
65	V <sub>DD</sub>			
66	V <sub>DD</sub>			
67		Vss		
68	DQa	DQb	DQb	
69	DQa	DQb	DQb	
70	VDDQ			
71	Vss			
72	DQa	DQb	DQb	
73	DQa	DQb	DQb	
74	DQPa	DQb	DQb	
75	NC	DQb	DQb	

PIN #	x18	x32	x36		
76		Vss			
77		$V_{DD}Q$			
78	NC	DQb	DQb		
79	NC	DQb	DQb		
80	SA	NC	DQPb		
81		SA			
82		SA			
83		NF*			
84		NF*			
85	-	ADV/LD:	#		
86	(	DE# (G#	)		
87		CKE#			
88		R/W#			
89	CLK				
90		Vss			
91		VDD			
92		CE2#			
93		BWa#			
94		BWb#			
95	NC	BWc#	BWc#		
96	NC BWd# BWd#				
97	CE2				
98	CE#				
99	SA				
100		SA			

<sup>\*</sup> Pins 50, 83, and 84 are reserved for address expansion.



### PIN ASSIGNMENT (Top View) 100-Pin TQFP



- \* NC for x32 version, DQPx for x36 version.
- \*\* Pins 50, 83, and 84 are reserved for address expansion.



### **PIN DESCRIPTIONS**

TQFP (x18)	TQFP (x32/x36)	SYMBOL	TYPE	DESCRIPTION
37 36 32–35, 44–49, 80–82, 99, 100	37 36 32–35, 44–49, 81, 82, 99, 100	SA0 SA1 SA	Input	Synchronous Address Inputs: These inputs are registered and must meet the setup and hold times around the rising edge of CLK. Pins 50, 83, and 84 are reserved as address bits for the higher-density 4Mb, 8Mb, and 16Mb ZBT SRAMs, respectively. SAO and SA1 are the two least significant bits (LSB) of the address field and set the internal burst counter if burst is desired.
93 94 - -	93 94 95 96	BWa# BWb# BWc# BWd#	Input	Synchronous Byte Write Enables: These active LOW inputs allow individual bytes to be written when a WRITE cycle is active and must meet the setup and hold times around the rising edge of CLK. BWs are associated with addresses and apply to subsequent data. BYTE WRITEs need to be asserted on the same cycle as the address. BWa# controls DQa pins; BWb# controls DQb pins; BWc# controls DQc pins; BWd# controls DQd pins.
89	89	CLK	Input	Clock: This signal registers the address, data, chip enables, byte write enables and burst control inputs on its rising edge. All synchronous inputs must meet setup and hold times around the clock's rising edge.
98	98	CE#	Input	Synchronous Chip Enable: This active LOW input is used to enable the device and is sampled only when a new external address is loaded (ADV/LD# LOW).
92	92	CE2#	Input	Synchronous Chip Enable: This active LOW input is used to enable the device and is sampled only when a new external address is loaded (ADV/LD# LOW). This input can be used for memory depth expansion.
97	97	CE2	Input	Synchronous Chip Enable: This active HIGH input is used to enable the device and is sampled only when a new external address is loaded (ADV/LD# LOW). This input can be used for memory depth expansion.
86	86	OE# (G#)	Input	Output Enable: This active LOW, asynchronous input enables the data I/O output drivers. G# is the JEDEC-standard term for OE#.
85	85	ADV/LD#	Input	Synchronous Address Advance/Load: When HIGH, this input is used to advance the internal burst counter, controlling burst access after the external address is loaded. When ADV/LD# is HIGH, R/W# is ignored. A LOW on ADV/LD# clocks a new address at the CLK rising edge.
87	87	CKE#	Input	Synchronous Clock Enable: This active LOW input permits CLK to propagate throughout the device. When CKE# is HIGH, the device ignores the CLK input and effectively internally extends the previous CLK cycle. This input must meet setup and hold times around the rising edge of CLK.
64	64	ZZ	Input	Snooze Enable: This active HIGH, asynchronous input causes the device to enter a low-power standby mode in which all data in the memory array is retained. When ZZ is active, all other inputs are ignored.



### **PIN DESCRIPTIONS (continued)**

TQFP (x18)	TQFP (x32/x36)	SYMBOL	TYPE	DESCRIPTION
88	88	R/W#	Input	Read/Write: This input determines the cycle type when ADV/LD# is LOW and is the only means for determining READs and WRITEs. READ cycles may not be converted into WRITEs (and vice versa) other than by loading a new address. A LOW on this pin permits BYTE WRITE operations and must meet the setup and hold times around the rising edge of CLK. Full bus-width WRITEs occur if all byte write enables are LOW.
38, 39, 42, 43	38, 39, 42, 43	DNU	_	Do Not Use: These signals may either be unconnected or wired to GND to minimize thermal impedance.
(a) 58, 59, 62, 63, 68, 69, 72, 73 (b) 8, 9, 12, 13, 18, 19, 22, 23	(a) 52, 53, 56–59, 62, 63 (b) 68, 69, 72–75, 78, 79	DQa DQb	Input/ Output	SRAM Data I/Os: Byte "a" is DQa pins; Byte "b" is DQb pins; Byte "c" is DQc pins; Byte "d" is DQd pins. Input data must meet setup and hold times around the rising edge of CLK.
	(c) 2, 3, 6–9, 12, 13 (d) 18, 19, 22–25, 28, 29	DQc DQd		
74 24	51 80 1 30	NC/DQPa NC/DQPb NC/DQPc NC/DQPd	NC/ I/O	No Connect/Data Bits: On the x32 version, these pins are no connect (NC) and can be left floating or connected to GND to minimize thermal impedance. On the x36 version, these bits are DQs.
1-3, 6, 7, 25, 28–30, 51-53, 56, 57, 75, 78, 79, 95, 96	N/A	NC	NC	No Connect: These pins can be left floating or connected to GND to minimize thermal impedance.
31	31	MODE (LBO#)	Input	Mode: This input selects the burst sequence. A LOW on this pin selects linear burst. NC or HIGH on this pin selects interleaved burst. Do not alter input state while device is operating. LBO# is the JEDEC-standard term for MODE.
50	50	NC/SA	NC	No Connect: NC pin 50 is reserved as an address bit for the higher-density 4Mb ZBT SRAM. This pin can be left floating or connected to GND to minimize thermal impedance.
83, 84	83, 84	NF	-	No Function: These pins are internally connected to the die and will have the capacitance of an input pin. It is allowable to leave these pins unconnected or driven by signals. Pins 83 and 84 are reserved as address bits for the 8Mb and 16Mb ZBT SRAMs.
14–16, 41, 65, 66, 91	14–16, 41, 65, 66, 91	V <sub>DD</sub>	Supply	Power Supply: See DC Electrical Characteristics and Operating Conditions for range.
4, 11, 20, 27, 54, 61, 70, 77	4, 11, 20, 27, 54, 61, 70, 77	VddQ	Supply	Isolated Output Buffer Supply: See DC Electrical Characteristics and Operating Conditions for range.
5, 10, 17, 21, 26, 40, 55, 60, 67, 71, 76, 90	5, 10, 17, 21, 26, 40, 55, 60, 67, 71, 76, 90	Vss	Supply	Ground: GND.



### **INTERLEAVED BURST ADDRESS TABLE (MODE = NC OR HIGH)**

FIRST AD	DRESS (EXTERNAL)	SECOND ADDRESS (INTERNAL)	THIRD ADDRESS (INTERNAL)	FOURTH ADDRESS (INTERNAL)
	XX00	XX01	XX10	XX11
	XX01	XX00	XX11	XX10
	XX10	XX11	XX00	XX01
	XX11	XX10	XX01	XX00

### LINEAR BURST ADDRESS TABLE (MODE = LOW)

FIRST ADDRESS (EXTERNAL)	SECOND ADDRESS (INTERNAL)	THIRD ADDRESS (INTERNAL)	FOURTH ADDRESS (INTERNAL)
XX00	XX01	XX10	XX11
XX01	XX10	XX11	XX00
XX10	XX11	XX00	XX01
XX11	XX00	XX01	XX10

### PARTIAL TRUTH TABLE FOR READ/WRITE COMMANDS (x18)

FUNCTION	R/W#	BWa#	BWb#
READ	Н	Х	Х
WRITE Byte "a"	L	L	Н
WRITE Byte "b"	L	Η	L
WRITE All Bytes	L	L	L
WRITE ABORT/NOP	L	Н	Н

**NOTE:** Using R/W# and byte write(s), any one or more bytes may be written.


### PARTIAL TRUTH TABLE FOR READ/WRITE COMMANDS (x32/x36)

FUNCTION	R/W#	BWa#	BWb#	BWc#	BWd#
READ	Н	Х	Х	Х	Х
WRITE Byte "a"	L	L	Н	Η	Н
WRITE Byte "b"	L	Н	L	Н	Н
WRITE Byte "c"	L	Н	Н	L	Н
WRITE Byte "d"	L	Н	Н	Н	L
WRITE All Bytes	L	L	L	L	L
WRITE ABORT/NOP	L	Н	Н	Н	Н

NOTE: Using R/W# and byte write(s), any one or more bytes may be written.



### **State Diagram for ZBT SRAM**



### KEY:

COMMAND	OPERATION
DS	DESELECT
READ	New READ
WRITE	New WRITE
BURST	BURST READ,
	BURST WRITE, or
	CONTINUE DESELECT

**NOTE:** 1. A STALL or IGNORE CLOCK EDGE cycle is not shown in the above diagram. This is because CKE# HIGH only blocks the clock (CLK) input and does not change the state of the device.

2. States change on the rising edge of the clock (CLK).



#### **TRUTH TABLE**

(Notes 5-10)

OPERATION	ADDRESS USED	CE#	CE2#	CE2	ZZ	ADV/ LD#	R/W#	BWx	OE#	CKE#	CLK	DQ	NOTES
DESELECT CYCLE	None	Н	Х	Х	L	L	Х	Х	Х	L	L→H	High-Z	
DESELECT CYCLE	None	Х	Н	Х	L	L	Х	Χ	Х	L	L→H	High-Z	
DESELECT CYCLE	None	Х	Х		L	L	Χ	Χ	Х	L	L→H	High-Z	
CONTINUE DESELECT CYCLE	None	Х	Х	Х	L	Н	Χ	Χ	Х	L	L→H	High-Z	1
READ CYCLE (Begin Burst)	External	L	L	Ι	L	L	I	X	L	L	L→H	Q	
READ CYCLE (Continue Burst)	Next	Х	Х	Х	L	Н	Х	Х	L	L	L→H	Q	1, 11
NOP/DUMMY READ (Begin Burst)	External	L	L	Н	L	L	Н	Х	Н	L	L→H	High-Z	2
DUMMY READ (Continue Burst)	Next	Х	Х	Х	L	Н	Х	Х	Н	L	L→H	High-Z	1, 2, 11
WRITE CYCLE (Begin Burst)	External	L	L	Н	L	L	L	L	Х	L	L→H	D	3
WRITE CYCLE (Continue Burst)	Next	Х	Х	Х	L	Н	Х	L	Х	L	L→H	D	1, 3, 11
NOP/WRITE ABORT (Begin Burst)	None	L	L	Н	L	L	L	Н	Х	L	L→H	High-Z	2, 3
WRITE ABORT (Continue Burst)	Next	Х	Х	Х	L	Н	Х	Н	Х	L	L→H	High-Z	1, 2, 3, 11
IGNORE CLOCK EDGE (Stall)	Current	Х	Х	Х	L	Х	Х	Х	Х	Н	L→H	_	4
SNOOZE MODE	None	Х	Х	Χ	Н	Х	Х	Х	Х	Х	Х	High-Z	_

# **NOTE:** 1. CONTINUE BURST cycles, whether READ or WRITE, use the same control inputs. The type of cycle performed (READ or WRITE) is chosen in the initial BEGIN BURST cycle. A CONTINUE DESELECT cycle can only be entered if a DESELECT cycle is executed first.

- 2. DUMMY READ and WRITE ABORT cycles can be considered NOPs because the device performs no external operation. A WRITE ABORT means a WRITE command is given, but no operation is performed.
- 3. OE# may be wired LOW to minimize the number of control signals to the SRAM. The device will automatically turn off the output drivers during a WRITE cycle. OE# may be used when the bus turn-on and turn-off times do not meet an application's requirements.
- 4. If an IGNORE CLOCK EDGE command occurs during a READ operation, the DQ bus will remain active (Low-Z). If it occurs during a WRITE cycle, the bus will remain in High-Z. No WRITE operations will be performed during the IGNORE CLOCK EDGE cycle.
- 5. X means "Don't Care." H means logic HIGH. L means logic LOW. BWx = H means all byte write signals (BWa#, BWb#, BWc# and BWd#) are HIGH. BWx = L means one or more byte write signals are LOW.
- 6. BWa# enables WRITEs to Byte "a" (DQa pins); BWb# enables WRITEs to Byte "b" (DQb pins); BWc# enables WRITEs to Byte "c" (DQc pins); BWd# enables WRITEs to Byte "d" (DQd pins).
- 7. All inputs except OE# and ZZ must meet setup and hold times around the rising edge (LOW to HIGH) of CLK.
- 8. Wait states are inserted by setting CKE# HIGH.
- 9. This device contains circuitry that will ensure that the outputs will be in High-Z during power-up.
- 10. The device incorporates a 2-bit burst counter. Address wraps to the initial address every fourth burst cycle.
- 11. The address counter is incremented for all CONTINUE BURST cycles.



#### **ABSOLUTE MAXIMUM RATINGS\***

Voltage on VDD Supply Relative to Vss	0.5V to +4.6V
Voltage on VddQ Supply	
Relative to Vss	0.5V to Vdd
V <sub>IN</sub>	$-0.5V$ to $VDDQ + 0.5V$
Storage Temperature (plastic)	55°C to +150°C
Junction Temperature**	+150°C
Short Circuit Output Current	100mA

\*Stresses greater than those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only, and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

\*\*Junction temperature depends upon package type, cycle time, loading, ambient temperature and airflow. See Micron Technical Note TN-05-14 for more information.

#### DC ELECTRICAL CHARACTERISTICS AND OPERATING CONDITIONS

(0°C  $\leq$  T<sub>A</sub>  $\leq$  +70°C; VDD, VDDQ = +3.3V ±0.165V unless otherwise noted)

DESCRIPTION	CONDITIONS	SYMBOL	MIN	MAX	UNITS	NOTES
Input High (Logic 1) Voltage		ViH	2.0	VDD + 0.3	V	1, 2
Input High (Logic 1) Voltage	DQ pins	ViH	2.0	VDD + 0.3	V	1, 2
Input Low (Logic 0) Voltage		VIL	-0.3	0.8	V	1, 2
Input Leakage Current	$0V \le V$ IN $\le V$ DD	ILı	-1.0	1.0	μA	3
Output Leakage Current	Output(s) disabled, $0V \le V_{IN} \le V_{DD}$	ILo	-1.0	1.0	μΑ	
Output High Voltage	Iон = -4.0mA	Vон	2.4	-	V	1, 4
Output Low Voltage	IoL = 8.0mA	Vol	-	0.4	V	1, 4
Supply Voltage		VDD	3.135	3.465	V	1
Isolated Output Buffer Supply		VDDQ	3.135	VDD	V	1, 5

#### TQFP CAPACITANCE

DESCRIPTION	CONDITIONS	SYMBOL	TYP	MAX	UNITS	NOTES
Control Input Capacitance	$T_A = 25^{\circ}C; f = 1 MHz$	Cı	2.7	3.5	pF	6
Input/Output Capacitance (DQ)	$V_{DD} = 3.3V$	Co	4	5	pF	6
Address Capacitance		CA	2.5	3.5	pF	6
Clock Capacitance		Сск	2.5	3.5	pF	6

NOTE: 1. All voltages referenced to Vss (GND).

2. Overshoot: VIH  $\leq$  +4.6V for t  $\leq$  <sup>t</sup>KHKH/2 for I  $\leq$  20mA Undershoot: VIL  $\geq$  -0.7V for t  $\leq$  <sup>t</sup>KHKH/2 for I  $\leq$  20mA Power-up: VIH  $\leq$  +3.465V and VDD  $\leq$  3.135V for t  $\leq$  200ms

- 3. MODE pin has an internal pull-up, and input leakage =  $\pm 10\mu$ A.
- 4. The load used for Voн, Vol testing is shown in Figure 2. AC load current is higher than the shown DC values. AC I/O curves are available upon request.
- 5. VdDQ should never exceed VdD. VdD and VdDQ can be externally wired together to the same power supply.
- 6. This parameter is sampled.



#### **IDD OPERATING CONDITIONS AND MAXIMUM LIMITS**

(0°C  $\leq$  T<sub>A</sub>  $\leq$  +70°C; VDD, VDDQ = +3.3V ±0.165V unless otherwise noted)

				M	AX		
DESCRIPTION	CONDITIONS	SYMBOL	TYP	-7.5	-10	UNITS	NOTES
Power Supply Current: Operating	Device selected; All inputs $\leq$ VIL or $\geq$ VIH; Cycle time $\geq$ <sup>t</sup> KC (MIN); VDD = MAX; Outputs open	lod	100	280	225	mA	1, 2, 3
Power Supply Current: Idle	Device selected; $VDD = MAX$ ; $CKE\# \ge VIH$ ; $All\ inputs \le Vss + 0.2\ or \ge VDD - 0.2$ ; $Cycle\ time \ge {}^tKC\ (MIN)$	l <sub>DD1</sub>	10	25	20	mA	1, 2, 3
CMOS Standby	Device deselected; Vdd = MAX; All inputs ≤ Vss + 0.2 or ≥ Vdd - 0.2; All inputs static; CLK frequency = 0	Isb2	0.5	10	10	mA	2, 3
TTL Standby	Device deselected; $VDD = MAX$ ; All inputs $\leq VIL$ or $\geq VIH$ ; All inputs static; CLK frequency = 0	Isb3	7	25	25	mA	2, 3
Clock Running	Device deselected; $VDD = MAX$ ; All inputs $\leq Vss + 0.2$ or $\geq VDD - 0.2$ ; $Cycle\ time \geq {}^{t}KC\ (MIN)$	ISB4	30	70	65	mA	2, 3
Snooze Mode	ZZ ≥ ViH	Isb2z	0.5	10	10	mA	3

### **TQFP THERMAL RESISTANCE**

DESCRIPTION	CONDITIONS	SYMBOL	TYP	UNITS	NOTES
Thermal Resistance (Junction to Ambient)	Test conditions follow standard test methods and procedures for measuring thermal	$\theta_{JA}$	40	°C/W	4
Thermal Resistance (Junction to Top of Case)	impedance, per EIA/JESD51.	θ <sub>JC</sub>	8	°C/W	4

NOTE: 1. IDD is specified with no output current and increases with faster cycle times. IDDQ increases with faster cycle times and greater output loading.

- 3. Typical values are measured at 3.3V, 25°C, and 10ns cycle time.
- 4. This parameter is sampled.

<sup>2. &</sup>quot;Device deselected" means device is in a deselected cycle as defined in the truth table. "Device selected" means device is active (not in deselected mode).



#### **ACELECTRICAL CHARACTERISTICS**

(Notes 6, 8, 9) (0°C  $\leq T_{\Delta} \leq +70$ °C; VDD, VDDQ =  $+3.3V \pm 0.165V$ )

		-7	<b>7.</b> 5	-10			
DESCRIPTION	SYMBOL	MIN	MAX	MIN	MAX	UNITS	NOTES
Clock			•	•	•	•	
Clock cycle time	<sup>t</sup> KHKH	7.5		10		ns	
Clock frequency	fKF		133		100	MHz	
Clock HIGH time	<sup>t</sup> KHKL	2.2		3.5		ns	1
Clock LOW time	<sup>t</sup> KLKH	2.2		3.5		ns	1
Output Times			•			•	
Clock to output valid	<sup>t</sup> KHQV		4.2		5.0	ns	
Clock to output invalid	<sup>t</sup> KHQX	1.5		1.5		ns	2
Clock to output in Low-Z	<sup>t</sup> KHQX1	1.5		1.5		ns	2, 3, 4, 5
Clock to output in High-Z	<sup>t</sup> KHQZ	1.5	3.5	1.5	3.5	ns	2, 3, 4, 5
OE# to output valid	<sup>t</sup> GLQV		4.2		5.0	ns	6
OE# to output in Low-Z	<sup>t</sup> GLQX	0		0		ns	2, 3, 4, 5
OE# to output in High-Z	<sup>t</sup> GHQZ		4.2		5.0	ns	2, 3, 4, 5
Setup Times							
Address	<sup>t</sup> AVKH	2.0		2.0		ns	7
Clock enable (CKE#)	<sup>t</sup> EVKH	2.0		2.0		ns	7
Control signals	<sup>t</sup> CVKH	2.0		2.0		ns	7
Data-in	<sup>t</sup> DVKH	2.0		2.0		ns	7
Hold Times			•			•	
Address	<sup>t</sup> KHAX	0.5		0.5		ns	7
Clock enable (CKE#)	<sup>t</sup> KHEX	0.5		0.5		ns	7
Control signals	<sup>t</sup> KHCX	0.5		0.5		ns	7
Data-in	<sup>t</sup> KHDX	0.5		0.5		ns	7

#### NOTE: 1. Measured as HIGH above VIH and LOW below VIL.

- 2. Refer to Technical Note TN-55-01, "Designing with ZBT SRAMs," for a more thorough discussion on these parameters.
- 3. This parameter is sampled.
- 4. Output loading is specified with  $C_1 = 5pF$  as shown in Figure 2.
- 5. Transition is measured ±200mV from steady state voltage.
- 6. OE# can be considered a "Don't Care" during WRITEs; however, controlling OE# can help fine-tune a system for turnaround timing.
- 7. This is a synchronous device. All addresses must meet the specified setup and hold times for all rising edges of CLK when they are being registered into the device. All other synchronous inputs must meet the setup and hold times with stable logic levels for all rising edges of clock (CLK) when the chip is enabled. Chip enable must be valid at each rising edge of CLK when ADV/LD# is LOW to remain enabled.
- 8. Test conditions as specified with the output loading shown in Figure 1 unless otherwise noted.
- 9. A WRITE cycle is defined by R/W# LOW having been registered into the device at ADV/LD# LOW. A READ cycle is defined by R/W# HIGH with ADV/LD# LOW. Both cases must meet setup and hold times.



### **AC TEST CONDITIONS**


Input pulse levelsVss to 3.0V	
Input rise and fall times 1.0ns	
Input timing reference levels 1.5V	
Output reference levels 1.5V	
Output load See Figures 1 and 2	

### **LOAD DERATING CURVES**

The Micron 128K x 18, 64K x 32, and 64K x 36 ZBT SRAM timing is dependent upon the capacitive loading on the outputs.

Consult the factory for copies of I/O current versus voltage curves.

### **Output Load Equivalents**



### Figure 1




Figure 2



#### **SNOOZE MODE**

SNOOZE MODE is a low-current, "power-down" mode in which the device is deselected and current is reduced to Isb2z. The duration of SNOOZE MODE is dictated by the length of time the ZZ pin is in a HIGH state. After the device enters SNOOZE MODE, all inputs except ZZ become disabled and all outputs go to High-Z.

The ZZ pin is an asynchronous, active HIGH input that causes the device to enter SNOOZE MODE. When


the ZZ pin becomes a logic HIGH, ISB2Z is guaranteed after the time <sup>t</sup>ZZI is met. Any READ or WRITE operation pending when the device enters SNOOZE MODE is not guaranteed to complete successfully. Therefore, SNOOZE MODE must not be initiated until valid pending operations are completed. Similarly, when exiting SNOOZE MODE during <sup>t</sup>RZZ, only a DESELECT or READ cycle should be given.

#### **SNOOZE MODE ELECTRICAL CHARACTERISTICS**

DESCRIPTION	CONDITIONS	SYMBOL	MIN	MAX	UNITS	NOTES
Current during SNOOZE MODE	$ZZ \ge V$ IH	Isb2Z		10	mA	
ZZ active to input ignored		<sup>t</sup> ZZ	0	2( <sup>t</sup> KHKH)	ns	1
ZZ inactive to input sampled		<sup>t</sup> RZZ	0	2( <sup>t</sup> KHKH)	ns	1
ZZ active to snooze current		<sup>t</sup> ZZI		2( <sup>t</sup> KHKH)	ns	1
ZZ inactive to exit snooze current		<sup>t</sup> RZZI	0		ns	1


**NOTE:** 1. This parameter is sampled.

#### **SNOOZE MODE WAVEFORM**





#### **READ/WRITE TIMING**



#### **READ/WRITE TIMING PARAMETERS**

	-7	.5	-10		
SYMBOL	MIN	MAX	MIN	MAX	UNITS
tKHKH	7.5		10		ns
fKF		133		100	MHz
<sup>t</sup> KHKL	2.2		3.5		ns
tKLKH	2.2		3.5		ns
tKHQV		4.2		5.0	ns
tKHQX	1.5		1.5		ns
tKHQX1	1.5		1.5		ns
tKHQZ	1.5	3.5	1.5	3.5	ns
<sup>t</sup> GLQV		4.2		5.0	ns
tGLQX	0		0		ns


	-7	<b>'.</b> 5	-1	10	
SYMBOL	MIN	MAX	MIN	MAX	UNITS
tGHQZ		4.2		5.0	ns
<sup>t</sup> AVKH	2.0		2.0		ns
<sup>t</sup> EVKH	2.0		2.0		ns
<sup>t</sup> CVKH	2.0		2.0		ns
<sup>t</sup> DVKH	2.0		2.0		ns
tKHAX	0.5		0.5		ns
<sup>t</sup> KHEX	0.5		0.5		ns
tKHCX	0.5		0.5		ns
<sup>t</sup> KHDX	0.5		0.5		ns

**NOTE:** 1. For this waveform, ZZ is tied LOW.

- 2. Burst sequence order is determined by MODE (0 = linear, 1 = interleaved). BURST operations are optional.
- 3. CE# represents three signals. When CE# = 0, it represents CE# = 0, CE2# = 0, CE2 = 1.
- 4. Data coherency is provided for all possible operations. If a READ is initiated, the most current data is used. The most recent data may be from the input data register.



### NOP, STALL, AND DESELECT CYCLES



### NOP, STALL AND DESELECT TIMING PARAMETERS


	-7.5		-1		
SYMBOL	MIN	MAX	MIN	MAX	UNITS
<sup>t</sup> KHQX	1.5		1.5		ns
<sup>t</sup> KHQZ	1.5	3.5	1.5	3.5	ns

**NOTE:** 1. The IGNORE CLOCK EDGE or STALL cycle (clock 3) illustrates CKE# being used to create a "pause." A WRITE is not performed during this cycle.

- 2. For this waveform, ZZ and OE# are tied LOW.
- 3. CE# represents three signals. When CE# = 0, it represents CE# = 0, CE2# = 0, CE2 = 1.
- 4. Data coherency is provided for all possible operations. If a READ is initiated, the most current data is used. The most recent data may be from the input data register.



### **100-PIN PLASTIC TQFP (JEDEC LQFP)**



NOTE

- 1. All dimensions in millimeters  $\frac{MAX}{MIN}$  or typical here noted.
- 2. Package width and length do not include mold protrusion; allowable mold protrusion is 0.25mm per side.

#### **DATA SHEET DESIGNATIONS**

No Marking: This data sheet contains minimum and maximum limits specified over the complete power supply and temperature range for production devices. Although considered final, these specifications are subject to change, as further product development and data characterization sometimes occur.



8000 S. Federal Way, P.O. Box 6, Boise, ID 83707-0006, Tel: 208-368-3900 E-mail: prodmktg@micron.com, Internet: http://www.micronsemi.com, Customer Comment Line: 800-932-4992

Micron, the M logo, and the Micron logo are trademarks and/or service marks of Micron Technology, Inc.
ZBT and Zero Bus Turnaround are trademarks of Integrated Device Technology, Inc.,
and the architecture is supported by Micron Technology, Inc., and Motorola Inc.

### NOT RECOMENDED FOR NEW DESIGNS



### 2Mb: 128K x 18, 64K x 32/36 3.3V I/O, PIPELINED ZBT SRAM

### **REVISION HISTORY**

Added "NOT RECOMENDED FOR NEW DESIGNS," REV. C, Pub. 11/02, FINAL
Removed FBGA Part Marking Guide, REV 8/00, FINAL
Changed FBGA capacitance values, REV 8/00, FINAL
Removed IT References, REV 7/00, FINAL
Removed IT from Part Number Example, REV 6/00, FINAL
Added 165-Pin FBGA package, REV 3/00, FINAL