

18Mb QDR™ SRAM 2-WORD BURST

MT54V1MH18A MT54V512H36A

Features

- Separate independent read and write data ports with concurrent transactions
- 100 percent bus utilization DDR READ and WRITE operation
- High frequency operation with future migration to higher clock frequencies
- Fast clock to valid data times
- Full data coherency, providing most current data
- Two-tick burst counter for low DDR transaction size
- Double data rate operation on read and write ports
- Two input clocks (K and K#) for precise DDR timing at clock rising edges only
- Two output clocks (C and C#) for precise flight time and clock skew matching—clock and data delivered together to receiving device
- Optional-use echo clocks (CQ and CQ#) for flexible receive data synchronization
- Single address bus
- Simple control logic for easy depth expansion
- Internally self-timed, registered writes
- 2.5V core and 1.5 to 1.8V (±0.1V) HSTL I/O
- Clock-stop capability
- 13mm x 15mm, 1mm pitch, 11 x 15 grid FBGA package
- User-programmable impedance output
- JTAG boundary scan

1. A Part Marking Guide for the FBGA devices can be found on Micron's Web site—http://www.micron.com/numberguide.

Table 1: Valid Part Numbers

General Description

The Micron® QDR™ (Quad Data Rate™) synchronous, pipelined burst SRAM employs high-speed, lowpower CMOS designs using an advanced 6T CMOS process.

The QDR architecture consists of two separate DDR (double data rate) ports to access the memory array. The read port has dedicated data outputs to support READ operations. The write port has dedicated data inputs to support WRITE operations. This architecture eliminates the need for high-speed bus turnaround. Access to each port is accomplished using a common address bus. Addresses for reads and writes are latched on rising edges of the K and $K#$ input clocks, respectively. Each address location is associated with two words that burst sequentially into or out of the device. Since data can be transferred into and out of the device on every rising edge of both clocks (K and K# and C and C#), memory bandwidth is maximized and system design is simplified by eliminating bus turnarounds.

¹⁸Mb: 2.5V VDD, HSTL, QDRb2 SRAM ©2003 Micron Technology, Inc. MT54V1MH18A_16_F.fm – Rev. F, Pub. 3/03 1

Depth expansion is accomplished with port selects for each port (read R#, write W#) which are received at K rising edge. Port selects permit independent port operation.

All synchronous inputs pass through registers controlled by the K or K# input clock rising edges. Active LOW byte writes (BWx#) permit byte or nibble write selection. Write data and byte writes are registered on the rising edges of both K and $K#$. The addressing within each burst of two is fixed and sequential, beginning with the lowest and ending with the highest address. All synchronous data outputs pass through output registers controlled by the rising edges of the output clocks (C and C# if provided, otherwise K and K#).

Four balls are used to implement JTAG test capabilities: test mode select (TMS), test data-in (TDI), test clock (TCK), and test data-out (TDO). JTAG circuitry is used to serially shift data to and from the SRAM. JTAG inputs use JEDEC-standard 2.5V I/O levels to shift data during this testing mode of operation.

The SRAM operates from a 2.5V power supply, and all inputs and outputs are HSTL-compatible. The device is ideally suited for applications that benefit from a high-speed, fully-utilized DDR data bus.

Please refer to Micron's Web site (www.micron.com/ sramds) for the latest data sheet.

READ/WRITE Operations

All bus transactions operate on an uninterruptable burst of two data, requiring one full clock cycle of bus utilization. The resulting benefit is that short data transactions can remain in operation on both buses provided that the address rate can be maintained by the system (2x the clock frequency).

READ cycles are pipelined. The request is initiated by asserting R# LOW at K rising edge. Data is delivered after the next rising edge of the next K, using C and C# as the output timing references; or K and K#, if C and C# are tied HIGH. If C and C# are tied HIGH, they may not be toggled during device operation. Output tristating is automatically controlled such that the bus is released if no data is being delivered. This permits banked SRAM systems with no complex output enable (OE) timing generation. Back-to-back READ cycles are initiated every K rising edge.

WRITE cycles are initiated by W# LOW at K rising edge. The addresses for the WRITE cycle is provided at the following K# rising edge. Data is expected at the rising edge of K and K#, beginning at the same K that initiated the cycle. Write registers are incorporated to facilitate pipelined, self-timed WRITE cycles and provide fully coherent data for all combinations of reads and writes. A read can immediately follow a write, even if they are to the same address. Although the write data has not been written to the memory array, the SRAM will deliver the data from the write register instead of using the older data from the memory array. The latest data is always utilized for all bus transactions. WRITE cycles can be initiated on every K rising edge.

BYTE WRITE Operations

BYTE WRITE operations are supported. The active LOW byte write controls are registered coincident with their corresponding data. This feature can eliminate the need for some READ-MODIFY-WRITE cycles, collapsing it to a single BYTE WRITE operation in some instances.

Programmable Impedance Output Buffer

The QDR SRAM is equipped with programmable impedance output buffers. This allows a user to match the driver impedance to the system. To adjust the impedance, an external precision resistor (RQ) is connected between the ZQ ball and VSS. The value of the resistor must be five times the desired impedance. For example, a 350 Ω resistor is required for an output impedance of 70 Ω . To ensure that output impedance is one-fifth the value of RQ (within 15 percent), the range of RQ is 175 Ω to 350 Ω . Alternately, the ZQ ball can be connected directly to VDDQ, which will place the device in a minimum impedance mode.

Output impedance updates may be required because variations may occur in supply voltage and temperature over time. The device samples the value of RQ. Impedance updates are transparent to the system; they do not affect device operation, and all data sheet timing and current specifications are met during an update.

The device will power up with an output impedance set at 50 Ω . To guarantee optimum output driver impedance after power-up, the SRAM needs 1,024 cycles to update the impedance. The user can operate the part with fewer than 1,024 clock cycles, but optimal output impedance is not guaranteed.

Clock Considerations

This device does not utilize internal phase-locked loops and can therefore be placed into a stopped-clock state to minimize power without lengthy restart times.

It is strontly recommended that the clocks operate for a number of cycles prior to initiating commands to the SRAM. This delay permits transmission line charging effects to be overcome and allows the clock timing to be nearer to its steady-state value.

Single Clock Mode

The SRAM can be used with the single K, K# clock pair by tying C and C# HIGH. In this mode the SRAM will use K and K# in place of C and C#. This mode provides the most rapid data output but does not compensate for system clock skew and flight times.

The output echo clocks are precise references to output data. CQ and CQ# are both rising edge and falling edge accurate and are 180° out of phase. Either or both may be used for output data capture. K or C rising edge triggers CQ rising and CQ# falling edge. CQ rising edge indicates first data response for QDRI and DDRI (version 1, non-DLL) SRAM, while CQ# rising edge indicates first data response for QDRII and DDRII (version 2, DLL) SRAM.

Depth Expansion

Port select inputs are provided for the read and write ports. This allows for easy depth expansion. Both port selects are sampled on the rising edge of K only. Each port can be independently selected and deselected and does not affect the operation of the opposite port. All pending transactions are completed prior to a port deselecting.

Figure 2: Functional Block Diagram 1 Meg x 18; 512K x 36

- 1. Figure 2 illustrates simplified device operation. See truth table, ball descriptions, and timing diagrams for detailed information.
- 2. For 1 Meg x 18, n = 18, a = 18.
- 3. For 512K x 36, n = 18, a = 36.

- 1. Consult Micron Technical Notes for more thorough discussions of clocking schemes.
- 2. Data capture is possible using only one of the two signals. CQ and CQ# clocks are optional use outputs.
- 3. For high frequency applications (200 MHz and faster) the CQ and CQ# clocks (for data capture) are recommended over the C and C# clocks (for data alignment). The C and C# clocks are optional use inputs.

Table 2: 1 Meg x 18 Ball Layout (Top View) 165-Ball FBGA

NOTE:

1. Expansion address: 3A for 36Mb

Downloaded from [Elcodis.com](http://elcodis.com/parts/5998842/MT54V1MH18A.html) electronic components distributor

Table 3: 512K x 36 Ball Layout (Top View) 165-Ball FBGA

NOTE:

1. BW2# controls writes to D18:D26

2. BW1# controls writes to D9:D17

3. Expansion address: 9A for 36Mb

4. BW3# controls writes to D27:D35

5. BW0# controls writes to D0:D8

Table 4: Ball Descriptions

- 1. The address is concatenated with one additional internal LSB to facilitate BURST operation. The address order is always fixed as: xxx...xxx+0, xxx...xxx+1. Bus cycle is terminated at the end of this sequence (burst count = 2).
- 2. State transitions: $RD = (R# = LOW); WT = (W# = LOW).$
- 3. Read and write state machines can be simultaneously active.
- 4. State machine, control timing sequence is controlled by K.

Table 5: **Truth Table**

Notes 1–6

Table 6: BYTE WRITE Operation

Notes 7, 8

- 1. X means "Don't Care." H means logic HIGH. L means logic LOW. ↑ means rising edge; ↓ means falling edge.
- 2. Data inputs are registered at K and K# rising edges. Data outputs are delivered at C and C# rising edges, except if C and C# are HIGH, then data outputs are delivered at K and K# rising edges.
- 3. R# and W# must meet setup and hold times around the rising edge (LOW to HIGH) of K and are registered at the rising edge of K.
- 4. This device contains circuitry that will ensure the outputs will be in High-Z during power-up.
- 5. Refer to state diagram and timing diagrams for clarification. A0 refers to the initial address input during a WRITE or READ cycle. A0 + 1 refers to the next internal burst address in accordance with the burst sequence.
- 6. It is recommended that $K = K# = C = C#$ when clock is stopped. This is not essential but permits most rapid restart by overcoming transmission line charging symmetrically.
- 7. Assumes a WRITE cycle was initiated. BW0# and BW1# can be altered for any portion of the BURST WRITE operation provided that the setup and hold requirements are satisfied.
- 8. This table illustrates operation for x18 devices. The x36 device operation is similar, except for the addition of BW2# (controls D18:D26) and BW3# (controls D27:D35).

Absolute Maximum Ratings

Voltage on VDD Supply Relative to VSS..... - 0.5V to +3.4V Voltage on VDDQ Supply

Stresses greater than those listed under Absolute Maximum Ratings may cause permanent damage to the device. This is a stress rating only, and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

Maximum Junction Temperature depends upon package type, cycle time, loading, ambient temperature, and airflow.

Table 7: DC Electrical Characteristics and Operating Conditions

Notes appear following parameter tables on page 14; 0°C $\leq T_A \leq +70$ °C; VDD = 2.5V ±0.1V unless otherwise noted

Table 8: AC Electrical Characteristics and Operating Conditions

Notes appear following parameter tables on page 14; 0°C $\leq T_A \leq$ +70°C; VDD = 2.5V ±0.1V unless otherwise noted

Table 9: **IDD Operating Conditions and Maximum Limits**

Notes appear following parameter tables on page 14; 0°C $\leq T_A \leq$ +70°C; VDD = 2.5V ±0.1V unless otherwise noted

Table 10: Capacitance

Note 13; notes appear following parameter tables on page 14

Table 11: Thermal Resistance

Note 13; notes appear following parameter tables on page 14

Table 12: AC Electrical Characteristics and Recommended Operating Conditions

Notes 13, 16–19, notes appear following paramater tables on page 14; °C \leq T_A \leq +70°C; T_J \leq +95°C; V<mark>DD = 2.5V ±0.1V</mark>

Notes

- 1. Outputs are impedance-controlled. |IOH| = $(VDDQ/2)/(RQ/5)$ for values of $175\Omega \leq RQ \leq 350\Omega$.
- 2. Outputs are impedance-controlled. IOL = (VDDQ/ 2)/(RQ/5) for values of $175\Omega \leq RQ \leq 350\Omega$.
- 3. All voltages referenced to VSS (GND).
- 4. Overshoot: $VIH(AC) \leq VDD + 0.7V$ for $t \leq$ ^tKHKH/2 Undershoot: VIL(AC) \geq -0.5V for t \leq ^tKHKH/2 Power-up: $VIH \le VDDQ + 0.3V$ and $VDD \le 2.4V$ and VDDO $\leq 1.4V$ for t ≤ 200 ms During normal operation, VDDQ must not exceed VDD. R# and W# signals may not have pulse widths less than ^tKHKL (MIN) or operate at cycle rates less than ^tKHKH (MIN).
- 5. AC load current is higher than the shown DC values. AC I/O curves are available upon request.
- 6. HSTL outputs meet JEDEC HSTL Class I and Class II standards.
- 7. The nominal value of VDDQ may be set within the range of 1.5V to 1.8V DC, and the variation of VDDQ must be limited to ±0.1V DC.
- 8. To maintain a valid level, the transitioning edge of the input must:
	- a. Sustain a constant slew rate from the current AC level through the target AC level, VIL(AC) or VIH(AC).
	- b. Reach at least the target AC level.
	- c. After the AC target level is reached, continue to maintain at least the target DC level, VIL(DC) or VIH(DC).
- 9. IDD is specified with no output current and increases with faster cycle times. IDD increases with faster cycle times and greater output loading. Typical value is measured at 6ns cycle time.
- 10. Typical values are measured at $VDD = 2.5V$, $VDDQ =$ 1.5V, and temperature = 25°C.
- 11. NOP currents are valid when entering NOP after all pending READ and WRITE cycles are completed.
- 12. Average I/O current and power is provided for informational purposes only and is not tested. Calculation assumes that all outputs are loaded with CL (in farads), $f = input clock frequency$, half of outputs toggle at each transition ($n = 18$ for the $x36$), Co = 6pF, VDDQ = 1.5V and uses the equations: Average I/O Power as dissipated by the SRAM is: $P = 0.5 \times n \times f \times VDDQ^2$ x (CL + 2Co).

Average $IDDO = n \times f \times VDDQ \times (CL + CO)$.

- 13. This parameter is sampled.
- 14. Average thermal resistance between the die and the case top surface per MIL SPEC 883 Method 1012.1.
- 15. Junction temperature is a function of total device power dissipation and device mounting environment. Measured per SEMI G38-87.
- 16. This is a synchronous device. All addresses, data, and control lines must meet the specified setup and hold times for all latching clock edges.
- 17. Control input signals may not be operated with pulse widths less than ^tKHKL (MIN).
- 18. Test conditions as specified with the output loading as shown in Figure 5, unless otherwise noted.
- 19. If C and C# are tied HIGH, then K and K# become the references for C and C# timing parameters.
- 20. ^tCHQX1 is greater than ^tCHQZ at any given voltage and temperature.

AC Test Conditions

Figure 5: Output Load Equivalent

Figure 6: READ/WRITE Timing

- 1. Q00 refers to output from address A0. Q01 refers to output from the next internal burst address following A0, i.e., A0 + 1.
- 2. Outputs are disabled (High-Z) one clock cycle after a NOP.
- 3. In this example, if address A0 = A1, then data Q00 = D10 and Q01 = D11. Write data is forwarded immediately as read results. (This note applies to whole diagram.)

IEEE 1149.1 Serial Boundary Scan (JTAG)

The SRAM incorporates a serial boundary scan test access port (TAP). This port operates in accordance with IEEE Standard 1149.1-1990 but does not have the set of functions required for full 1149.1 compliance. These functions from the IEEE specification are excluded because their inclusion places an added delay in the critical speed path of the SRAM. Note that the TAP controller functions in a manner that does not conflict with the operation of other devices using 1149.1 fully-compliant TAPs. The TAP operates using JEDEC-standard 2.5V I/O logic levels.

The SRAM contains a TAP controller, instruction register, boundary scan register, bypass register, and ID register.

Disabling the JTAG Feature

It is possible to operate the SRAM without using the JTAG feature. To disable the TAP controller, TCK must be tied LOW (VSS) to prevent clocking of the device. TDI and TMS are internally pulled up and may be unconnected. Alternately, they may be connected to VDD through a pull-up resistor. TDO should be left unconnected. Upon power-up, the device will come up in a reset state which will not interfere with the operation of the device.

Figure 7: TAP Controller State Diagram

NOTE:

The 0/1 next to each state represents the value of TMS at the rising edge of TCK.

Test Access Port (TAP) Test Clock (TCK)

The test clock is used only with the TAP controller. All inputs are captured on the rising edge of TCK. All outputs are driven from the falling edge of TCK.

Test MODE SELECT (TMS)

The TMS input is used to give commands to the TAP controller and is sampled on the rising edge of TCK. It is allowable to leave this ball unconnected if the TAP is not used. The ball is pulled up internally, resulting in a logic HIGH level.

Test Data-In (TDI)

The TDI ball is used to serially input information into the registers and can be connected to the input of any of the registers. The register between TDI and TDO is chosen by the instruction that is loaded into the TAP instruction register. For information on loading the instruction register, see Figure 7. TDI is internally pulled up and can be unconnected if the TAP is unused in an application. TDI is connected to the most significant bit (MSB) of any register, as illustrated in Figure 8.

Test Data-Out (TDO)

The TDO output ball is used to serially clock dataout from the registers. The output is active depending upon the current state of the TAP state machine, as shown in Figure 7. The output changes on the falling edge of TCK. TDO is connected to the least significant bit (LSB) of any register, as depicted in Figure 8.

Performing a TAP RESET

A RESET is performed by forcing TMS HIGH (VDD) for five rising edges of TCK. This RESET does not affect the operation of the SRAM and may be performed while the SRAM is operating.

At power-up, the TAP is reset internally to ensure that TDO comes up in a High-Z state.

TAP Registers

Registers are connected between the TDI and TDO balls and allow data to be scanned into and out of the SRAM test circuitry. Only one register can be selected at a time through the instruction register. Data is serially loaded into the TDI ball on the rising edge of TCK. Data is output on the TDO ball on the falling edge of TCK.

Instruction Register

Three-bit instructions can be serially loaded into the instruction register. This register is loaded when it is placed between the TDI and TDO balls, as shown in Figure 8. Upon power-up, the instruction register is loaded with the IDCODE instruction. It is also loaded with the IDCODE instruction if the controller is placed in a reset state, as described in the previous section.

When the TAP controller is in the Capture-IR state, the two LSBs are loaded with a binary "01" pattern to allow for fault isolation of the board-level serial test data path.

Bypass Register

To save time when serially shifting data through registers, it is sometimes advantageous to skip certain chips. The bypass register is a single-bit register that can be placed between the TDI and TDO balls. This allows data to be shifted through the SRAM with minimal delay. The bypass register is set LOW (Vss) when the BYPASS instruction is executed.

NOTE:

 $X = 106$.

Boundary Scan Register

The boundary scan register is connected to all the input and bidirectional balls on the SRAM. The SRAM has a 107-bit-long register.

The boundary scan register is loaded with the contents of the RAM I/O ring when the TAP controller is in the Capture-DR state and is then placed between the TDI and TDO balls when the controller is moved to the Shift-DR state. The EXTEST, SAMPLE/PRELOAD, and SAMPLE Z instructions can be used to capture the contents of the I/O ring.

The Boundary Scan Order tables show the order in which the bits are connected. Each bit corresponds to one of the balls on the SRAM package. The MSB of the register is connected to TDI, and the LSB is connected to TDO.

Identification (ID) Register

The ID register is loaded with a vendor-specific, 32 bit code during the Capture-DR state when the IDCODE command is loaded in the instruction register. The IDCODE is hardwired into the SRAM and can be shifted out when the TAP controller is in the Shift-DR state. The ID register has a vendor code and other information described in the Identification Register

TAP Instruction Set Overview

Eight different instructions are possible with the three-bit instruction register. All combinations are listed in the Instruction Codes table. Three of these instructions are listed as RESERVED and should not be used. The other five instructions are described in detail below.

The TAP controller used in this SRAM is not fully compliant to the 1149.1 convention because some of the mandatory 1149.1 instructions are not fully implemented. The TAP controller cannot be used to load address, data or control signals into the SRAM and cannot preload the I/O buffers. The SRAM does not implement the 1149.1 commands EXTEST or INTEST or the PRELOAD portion of SAMPLE/PRELOAD; rather, it performs a capture of the I/O ring when these instructions are executed.

EXTEST

EXTEST is a mandatory 1149.1 instruction which is to be executed whenever the instruction register is loaded with all 0s. EXTEST is not implemented in this SRAM TAP controller; therefore, this device is not 1149.1-compliant.

The TAP controller does recognize an all-0 instruction. When an EXTEST instruction is loaded into the instruction register, the SRAM responds as if a SAMPLE/PRELOAD instruction has been loaded. EXTEST does not place the SRAM outputs (including CQ and CQ#) in a High-Z state.

IDCODE

The IDCODE instruction causes a vendor-specific, 32-bit code to be loaded into the instruction register. It also places the instruction register between the TDI

1 MEG x 18, 512K x 36 2.5V VDD, HSTL, QDRb2 SRAM

and TDO balls and allows the IDCODE to be shifted out of the device when the TAP controller enters the Shift-DR state. The IDCODE instruction is loaded into the instruction register upon power-up or whenever the TAP controller is given a test logic reset state.

SAMPLE Z

The SAMPLE Z instruction causes the boundary scan register to be connected between the TDI and TDO balls when the TAP controller is in a Shift-DR state. It also places all SRAM outputs into a High-Z state.

SAMPLE/PRELOAD

SAMPLE/PRELOAD is a 1149.1 mandatory instruction. The PRELOAD portion of this instruction is not implemented, so the device TAP controller is not fully 1149.1-compliant.

Note that since the PRELOAD part of the command is not implemented, putting the TAP into the Update-DR state while performing a SAMPLE/PRELOAD instruction will have the same effect as the Pause-DR command.

BYPASS

When the BYPASS instruction is loaded in the instruction register and the TAP is placed in a Shift-DR state, the bypass register is placed between the TDI and TDO balls. The advantage of the BYPASS instruction is that it shortens the boundary scan path when multiple devices are connected together on a board.

Reserved

These instructions are not implemented but are reserved for future use. Do not use these instructions.

NOTE:

Timing for SRAM inputs and outputs is congruent with TDI and TDO, respectively, as shown in Figure 9.

Table 13: TAP DC Electrical Characteristics

Notes 1, 2; $0^{\circ}C \leq T_A \leq +70^{\circ}C$; $VDD = 2.5V \pm 0.1V$

NOTE:

1. ^tCS and ^tCH refer to the setup and hold time requirements of latching data from the boundary scan register.

2. Test conditions are specified using the load in Figure 10.

TAP AC Test Conditions

Figure 10: TAP AC Output Load Equivalent

Table 14: TAP DC Electrical Characteristics and Operating Conditions

Note 2; $0^{\circ}C \leq T_A \leq +70^{\circ}C$; VDD = 2.5V ±0.1V unless otherwise noted

NOTE:

1. All voltages referenced to Vss (GND).

2. This table defines DC values for TAP control and data balls only. The DQ SRAM balls used in JTAG operation will have the DC values as defined in Table 7, "DC Electrical Characteristics and Operating Conditions," on page 11.

Table 15: Identification Register Definitions

Table 16: Scan Register Sizes

Table 17: Instruction Codes

Table 18: Boundary Scan (Exit) Order

Figure 11: 165-Ball FBGA

NOTE:

1. All dimensions are in millimeters.

2. Molding dimensions do not include protrusion; allowable mold protrusion is 0.25mm per side.

Data Sheet Designation

No Marking: This data sheet contains minimum and maximum limits specified over the complete power supply and temperature range for production devices. Although considered final, these specifications are subject to change, as further product development and data characterization sometimes occur.

8000 S. Federal Way, P.O. Box 6, Boise, ID 83707-0006, Tel: 208-368-3900 E-mail: prodmktg@micron.com, Internet: http://www.micron.com, Customer Comment Line: 800-932-4992

Micron, the M logo, and the Micron logo are trademarks and/or service marks of Micron Technology, Inc. QDR RAMs and Quad Data Rate RAMs comprise a new family of products developed by Cypress Semiconductor, IDT, and Micron Technology, Inc., NEC, and Samsung.

