

STMPE321


3-channel capacitive touch key controller

Features

- Up to 3 GPIOs
- Up to 3 capacitive touch key inputs
- Operating voltage 1.65 1.95 V
- Internal regulator
- Interrupt output pin
- I²C interface (1.8 V operation, 3.3 V tolerant)
- 8 kV HBM ESD protection
- 40 fF resolution, 128-step capacitance measurement
- Advanced data filtering (AFS)
- Environment tracking calibration (ETC)
- Individually adjustable touch variance (TVR) settings for all channels
- Adjustable environmental variance (EVR) for optimal calibration
- Capacitive key sensing capability in 27 µA sleep mode

Applications

- Mobile phones and smartphones
- Portable media players
- Game consoles



Description

The STMPE321 is a 3-channel capacitive touch key controller. Capacitance measurement is implemented in fully optimized hardware.

All 3 I/Os can be configured via an I²C bus to function as either capacitive touch key, or as GPIOs (general purpose I/O).

Table 1. **Device summary**

Order code	Package	Packing
STMPE321QTR	QFN12 (2.2 x 1.5 mm)	Tape and reel

June 2009	Doc ID 15791 Rev 1	1/40

www.st.com

Contents

1	STMP	E321 functional overview			
	1.1	STMPE321 block diagram 3			
	1.2	Pin assignment and function 4			
	1.3	STMPE321 typical application 5			
2	Capac	citance compensation6			
	2.1	Calibration algorithm			
		2.1.1 Noise filtering			
		2.1.2 Data filtering			
	2.2	Power management			
3	I ² C int	terface			
4	Register map and function description				
5	System and identification registers 14				
6	Interrupt controller module 17				
7	GPIO	controller			
8	Capacitive touch module registers				
9	Maximum rating				
10	Electrical specifications				
	10.1	Capacitive sensing characteristics			
11	Package mechanical data 35				
12	Revisi	ion history			




1 STMPE321 functional overview

The STMPE321 consists of the following blocks:

- GPIO controller
- Impedance sensor
- Touch key controller
- I²C interface

1.1 STMPE321 block diagram

Figure 1. Functional block diagram







1.2 Pin assignment and function






Table 2.Pin assignment and function


Pin number	Pin name	Description
1	GPIO_2 / touch 2	GPIO 2
2	GPIO_1 / touch 1	GPIO 1
3	GPIO_0 / touch 0	GPIO 0
4	NC	-
5	SDA	I ² C data
6	SCL	I ² C clock
7	GND	GND
8	VCC	Supply voltage
9	ARef	Reference capacitor for touch sensor
10	NC	-
11	INT	INT output (open drain)
12	RST	RESET (active low) This pin is internally pulled up to V_{CC}



1.3 STMPE321 typical application

The STMPE321 is capable of supporting capacitive sensors of up to 8 channels.








2 Capacitance compensation

The STMPE321 is capable of measuring up to 5.0 pF in capacitance differences between the reference point (Zref) and the individual channels. In cases where the PCB connection between the sensor pads and the device is too long, the REFERENCE DELAY register is able to shift the reference by up to 5.0 pF, allowing the touch channels to measure added capacitance of 5.0 pF with an offset of 5.0 pF, as shown in the diagram in *Figure 4*.

If this is still not enough to compensate for the capacitance on the sensor lines (due to very long sensor trace), an external capacitor of up to 20 pF can be connected at the A_Ref pin. This furthers shifts up the dynamic range of the capacitance measurement.





The sensed capacitance is accessible to the host through the IMPEDANCE registers.



2.1 Calibration algorithm

The STMPE321 maintains 2 parameters for each touch channel: TVR and CALIBRATED IMPEDANCE. CALIBRATED IMPEDANCE is an internal reference which, if the currently measured IMPEDANCE exceeds the CALIBRATED IMPEDANCE by a magnitude of TVR, is considered a "TOUCH".

If the IMPEDANCE is higher than the CALIBRATED IMPEDANCE, but the magnitude does not exceed CALIBRATED IMPEDANCE by TVR, it is not considered a TOUCH. In this case, 2 scenarios are possible:

- 1. Environmental changes have caused the IMPEDANCE to increase
- 2. Finger is near the sensing pad, but not near enough

In case 1, the change in IMPEDANCE is expected to be small, as environmental changes are normally gradual. A value "EVR" is maintained to specify the maximum IMPEDANCE change that is still considered an environmental change.

Table 3.	Calibration action under different scenarios
----------	--

Scenario	Touch sensing and calibration action
IMP>CALIBRATED IMP + TVR	TOUCH, no calibration
IMP <calibrated +="" imp="" td="" tvr<=""><td>NO TOUCH,</td></calibrated>	NO TOUCH,
IMP>CALIBRATED IMP + EVR	no calibration
IMP <calibrated +="" imp="" td="" tvr<=""><td>NO TOUCH,</td></calibrated>	NO TOUCH,
IMP <calibrated +="" evr<="" imp="" td=""><td>new CALIBRATED IMP = previous CALIBRATED</td></calibrated>	new CALIBRATED IMP = previous CALIBRATED
IMP>CALIBRATED IMP	IMP + change in IMP
IMP>CALIBRATED IMP	CALIBRATED IMP + change in IMP
IMP <calibrated imp<="" td=""><td>NO TOUCH, new CALIBRATED IMP = new IMP</td></calibrated>	NO TOUCH, new CALIBRATED IMP = new IMP

'IMP' and 'CALIBRATED IMP' used in this table is not the direct register read-out.

IMP = 127 - impedance register readout

CALIBRATED IMP = 127 - calibrated impedance register readout.

The ETC WAIT register states a period of time for which all TOUCH inputs must remain "NO TOUCH" for the next calibration to be carried out.

The CAL INTERVAL states the period of time between successive calibrations when there are prolonged NO TOUCH conditions.



2.1.1 Noise filtering

When the STMPE321 is operating in the vicinity of highly emissive circuits (DC-DC converters, PWM controllers/drives etc.), the sensor inputs can be affected by high-frequency noise. In this situation, the time-integrating function can be used to distinguish between a real touch, or an emission-related false touch.

The INTEGRATION TIME and STRENGTH THRES registers are used to configure the timeintegrating function of the STMPE321.

2.1.2 Data filtering

The output from the calibration unit provides an instantaneous TOUCH or NO TOUCH status. This output is directed to the filtering stage where the TOUCH is integrated across a programmable period of time. The output of the integration stage is a "STRENGTH" (in the STRENGTH register) that indicates the number of times a TOUCH is detected across the integration period.

The STRENGTH is then compared to the value in STRENGTH THRESHOLD register. If STRENGTH exceeds the STRENGTH THRESHOLD, it is considered a final, filtered TOUCH status.

In the data filtering stage, 3 modes of operation are supported:

Mode 1: Only the touch channel with highest STRENGTH is taken

Mode 2: All touch channels with STRENGTH > STRENGTH THRESHOLD are taken


Mode 3: The 2 touch channels with the highest STRENGTH are taken.


These modes are selected using the FEATURE SELECTOR register. The final, filtered data is accessible through the Touch Byte register.



2.2 Power management

The STMPE321 operates in 3 states, as described below:





On RESET, the STMPE321 enters the ACTIVE state immediately.

Upon a fixed period of inactivity, the device enters a SLEEP state. Any touch activity occurring during a SLEEP state causes the device to return to an ACTIVE state.

In SLEEP mode:

-Calibration continues if the F2A bit is set in the CONTROL register

-Calibration stops if the F2A bit is NOT set in the CONTROL register

If no touch activity is expected, the host may set the device to a HIBERNATE state to save power.

If any key is touched and held, the I²C command to enter SLEEP or HIBERNATE is put on hold until the key is released.



3 I²C interface

The following features are supported by the I²C interface:

- I²C slave device
- Compliance with Philips I²C specification version 2.1
- Standard (up to 100 kbps) and fast (up to 400 kbps) modes.
- 7-bit and 10-bit device addressing modes
- General call
- Start/Restart/Stop
- I²C address is 0x58 (0xB0/0xB1 for write/read, including the LSB)

Start condition

A Start condition is identified by a falling edge of SDATA while SCLK is stable at high state. A Start condition must precede any data/command transfer. The device continuously monitors for a Start condition and does not respond to any transaction unless one is encountered.

Stop condition

A Stop condition is identified by a rising edge of SDATA while SCLK is stable at high state. A Stop condition terminates communication between the slave device and bus master. A read command that is followed by NoAck can be followed by a Stop condition to force the slave device into idle mode. When the slave device is in idle mode, it is ready to receive the next I²C transaction. A Stop condition at the end of a write command stops the write operation to the registers.

Acknowledge bit (ACK)

The acknowledge bit is used to indicate a successful byte transfer. The bus transmitter releases the SDATA after sending eight bits of data. During the ninth bit, the receiver pulls the SDATA low to acknowledge the receipt of the eight bits of data. The receiver may leave the SDATA in high state if it does not acknowledge the receipt of the data.

Data Input

The device samples the data input on SDATA on the rising edge of the SCLK. The SDATA signal must be stable during the rising edge of SCLK and the SDATA signal must change only when SCLK is driven low.

Memory addressing

For the bus master to communicate to the slave device, the bus master must initiate a Start condition, followed by the slave device address. Accompanying the slave device address, there is a Read/WRITE bit (R/W). The bit is set to 1 for a read operation, and 0 for a write operation.


If a match occurs on the slave device address, the corresponding device gives an acknowledgement on the SDA during the 9th bit time. If there is no match, it deselects itself from the bus by not responding to the transaction.



Mode	Byte	Programming sequence
		Start, Device address, $R/\overline{W} = 0$, Register address to be read
		Restart, Device address, $R/\overline{W} = 1$, Data Read, STOP
Read	≥1	If no Stop is issued, the Data Read can be continuously performed. If the register address falls within the range that allows an address auto- increment, then the register address auto-increments internally after every byte of data being read. For those register addresses that fall within a non-incremental address range, the address is kept static throughout the entire write operations. Refer to the memory map table for the address ranges that are auto and non-increment. An example of such a non-increment address is FIFO.
		Start, Device address, $R/\overline{W} = 0$, Register address to be written, Data Write, Stop
Write	≥1	If no Stop is issued, the Data Write can be continuously performed. If the register address falls within the range that allows address auto- increment, then the register address auto-increments internally after every byte of data being written in. For those register addresses that fall within a non-incremental address range, the address is kept static throughout the entire write operations. Refer to the memory map table for the address ranges that are auto and non-increment.

Table 4. Operation mod	des
------------------------	-----





4 Register map and function description

This section lists and describes the registers in the STMPE321 device starting with a register map, and then provides detailed descriptions of the register types.

Address	Register name	Bit	Туре	Reset value	Function
0x00	CHIP_ID_0	8	R	0x03	Device identification
0x01	CHIP_ID_1	8	R	0x21	Device identification
0x02	ID_VER	8	R	0x03	Revision number
0x03	SYS_CFG_1	8	R/W	0x00	System configuration 1
0x04	SYS_CFG_2	8	R/W	0xEF	System configuration 2
0x08	INT_CTRL	8	R/W	0x01	Interrupt control register
0x09	INT_EN	8	R/W	0x01	Interrupt enable register
0x0A	INT_STA	8	R	0x01	Interrupt status register
0x0B	GPIOINT_EN_lsb	8	R/W	0x00	GPIO interrupt enable register
0x0C	GPIOINT_EN_msb	8	R/W	0x00	GPIO interrupt enable register
0x0D	GPIO_INT_STA_lsb	8	R/W	0x00	GPIO interrupt status register
0x0E	GPIO_INT_STA_msb	8	R/W	0x00	GPIO interrupt status register
0x10	GPIO_MR	8	R/W	0x00	GPIO monitor pin
0x12	GPIO_SET	8	R/W	0x00	GPIO set pin state register
0x14	GPIO_DIR	8	R/W	0x00	GPIO set pin direction register
0x16	GPIO_FUNCT	8	R/W	0x00	GPIO function register
0x18	TOUCH_FIFO	64	R	0x00	Fifo access for touch data buffer
0x20	FEATURE_SEL	8	R/W	0x04	Feature selection
0x21	ETC_WAIT	8	R/W	0x47	Wait time
0x22	CAL_INTERVAL	8	R/W	0x30	Calibration interval
0x23	INTEGRATION_ TIME	8	R/W	0x0F	Integration time
0x25	CTRL	8	R/W	0x00	Control
0x26	INT_MASK	8	R/W	0x08	Interrupt mask
0x27	INT_CLR	8	R/W	0x00	Interrupt clear
0x28	FILTER_PERIOD	8	R/W	0x00	Filter period
0x29	FILTER_THRESHOL D	8	R/W	0x00	Filter threshold
0x2A	REF_DLY	8	R/W	0x00	Reference delay
0x30 - 0x37	TVR	8	R/W	0x08	Touch variance setting

 Table 5.
 Register summary map table



Table J.					
Address	Register name	Bit	Туре	Reset value	Function
0x40	EVR	8	R/W	0x04	Environmental variance
0x50 - 0x57	STRENGTH_THRES [0-7]	8	R/W	0x01	Setting of strength threshold for each channel
0x60 - 0x67	STRENGTH [0-7]	8	R	0x00	Strength
0x70 - 0x77	CAL_IMPEDANCE [0-7]	8	R	0x00	Calibrated impedance
0x80 - 0x87	IMPEDANCE [0-7]	8	R	0x00	Impedance
0x92	INT_PENDING	8	R/W	0x00	Status of GINT interrupt sources
0xA0	PWM_OFF_OUTPUT	8	R/W	0x00	PWM group control
0xA1	MASTER_EN	8	R/W	0x00	Master enable

 Table 5.
 Register summary map table (continued)



5 System and identification registers

r			-		
Address	Register name	Bit	Туре	Reset	Function
0x00	CHIP_ID_0	16	R	0x03	Device identification
0x01	CHIP_ID_1	16	R	0x21	Device identification
0x02	ID_VER	8	R	0x03	Revision number
0x03	SYS_CFG_1	8	R/W	0x00	System configuration 1
0x04	SYS_CFG_2	8	R/W	0xEF	System configuration 2

Table 6. System and identification registers map

CHIP_ID_x

Device identification

Address:	0x00, 0x01
Туре:	R
Reset:	0x03, 0x21
Description:	16-bit device identification



ID_VER

Address:	0x02
Туре:	R
Reset:	0x0F
Description:	16-bit revision number

SYS_CFG_1

System configuration 1

Revision number

7	6	5	4	3	2	1	0	
	F	RESERVED		SLEEP	WARM_RESET	SOFT_RESET	HIBERNATE	
Address:		0x03						
Туре:		R/W						
Reset:		0x00						
Description	:	The reset control register enables the reset of the device						
	[7:4]	RESERVED						
	[3]	SLEEP: Write '1' to enab mode.	Write '1' to enable sleep mode. Hardware resets this bit to '0' after it successfully enters sleep					
[2] WARM_RESET: Write '1' to initiate a warm reset. Register content remains, state machine reset.						set.		
	[1]	SOFT_RESET:						

Write '1' to initiate a soft reset. All registers content and state machines reset.

[0] HIBERNATE: Force the device into hibernation mode.
 Write '1' to enter hibernate mode. Hardware resets this bit to '0' after it successfully enters hibernate mode.

SYS_CFG_2

System configuration 2

7	6	5	4	3	2	1	0		
SENSOR CLOCK 2	SENSOR CLOCK 1	SENSOR CLOCK 0	-	DISABLE	GPIO CLOCK DISABLE	FIFO CLOCK DISABLE	TOUCH CLOCK DISABLE		
Address:	0:	x 04							
Туре:	R	R/W							
Reset:	0:	0xEF							
Descriptio	n: T	n: This register enables the switching off of the clock supply							
	[7:5] SENSOR CLOCK: See description in Table 7.								
	[4] R	ESERVED							

[3] RESERVED



[2] GPIO CLOCK DISABLE:

Write '1' to disable the clock to GPIO unit.

[1] FIFO CLOCK DISABLE:

Write '1' to disable the clock to FIFO unit. This must be set to '0' if touch interrupt is required.


[0] TOUCH CLOCK DISABLE:

Write '1' to disable the clock to TOUCH unit.

Mode	Divider	Sensor clock [2:0]	Active	Calibration
	1	000	12.8 kHz	100 kHz
	2	001	6.4 kHz	50 kHz
Operational (6.5 MHz)	4	010	3.2 kHz	25 kHz
(0.0 10112)	8	011	1.6 kHz	12.5 kHz
	16	1xx	800 Hz	6.25 kHz
	1	000	400 Hz	3.2 kHz
	2	001	200 Hz	1.6 kHz
Autosleep (200 kHz)	4	010	100 Hz	800 Hz
	8	011	50 Hz	400 Hz
	16	1xx	25 Hz	200 Hz



6 Interrupt controller module







INT_CTRL					Inter	rupt contr	ol register	
7	6	5	4	3	2	1	0	
					POLARITY	TYPE	INT_EN	
Address:	0x08							
Туре:	R/W							
Reset:	0x00							
Description:	•	This register is used to enable control of the polarity, edge/level and enabling of the interrupt system device.						
[7:3] RESERV	'ED						
[2	 [2] POLARITY: '0' for active low '1' for active high For active low operation, the INT pin should be externally pulled high. The INT pin is pulled GND when there is a pending interrupt. For active high operation, the INT pin should be externally pulled to GND. In this mode, the pin is pulled to V_{CC} by the device when there is a pending interrupt. 						-	
[1] TYPE : '0' for leve	el trigger						

'1' for edge trigger (pulse width is 200 nS)

[0] **INT_EN**:

'0' to disable all interrupts

'1' to enable all interrupts



INT_EN						Interrupt er	nable register
7	6	5	4	3	2	1	0
GPIO		RESE	RVED		GEN	FIFO	POR
Address:		0x09					
Туре:		R/W					
Reset:		0x00					
Description: This register is used to enable the interruption from a system related interrupt to the host. Writing '1' in this register enables the corresponding interrupt ever generate interrupt signal at the INT pin. Note that even if the interrupt is not an interrupt event is still reflected in the interrupt status register.						rrupt event to	
	[7]	GPIO : One or more lev	el transition	in enabled (GPIOs		
	[6:3]	RESERVED. Must be set to '	0' at all time	S.			
[2] GEN : System INT (A21, I2A, EOC)							
	[1]	FIFO : Data available i	n FIFO. This	s interrupt ca	n be cleared only if	f FIFO is empty.	
	[0]	POR : Power-on reset					



INT_STA						Interrupt st	atus register
7	6	5	4	3	2	1	0
GPIO		RESI	ERVED		GEN	FIFO	POR
Address:		0x0A					
Туре:		R					
Reset:		0x00					
Description: This register is used to enable the interruption from a system related interrupt sout to the host. Regardless of whether or not the IESYSIOR bits are enabled, the ISSYSIOR bits are still updated. Writing '1' clears a bit in this register. Writing '0' no effect.						bled, the	
	[7]	GPIO:		in an abba d			
		One or more le	evel transition	in enabled (aPIOs		
	[6:3]		•	•	hardware during r not required for n		
[2] GEN : System INT (A21, I2A, EOC)							
	[1]	FIFO : Data available	in FIFO				
	[0]	POR : Power-on rese	t				



GPIO_IN1	Γ_EN			GPIC) interrupt ena	able registerl	
7	6	5	4	3	2	1	0
		RESERVED				IEG	
Address:		0x0B, 0x0C					
Туре:		R/W					
Reset:		0x00					
Descriptior	ו:		source to	the host. Th		the interruption f and the interrupt e	
	[7:3]	RESERVED					
	[2:0]	IEG[2:0] Interrupt enable Writing a '1' to th			2 to 0) nterruption to the	host.	
	_						

GPIO_	INT_	_STA
-------	------	------

GPIO interrupt status register

7	6	5	4	3	2	1	0
				ISG			
Address:		0x0D					
Туре:		R/W					
Reset:		0x00					
Description:		particular GPI	O pin inter are enable	rupt source to d, the INT_S	o the host. Reg TA_GPIO_LSE	status of the inte ardless of wheth bits are still upd to the GPIO[2:0]	er or not the ated. The
	[7:0]	ISG[x]: Interrupt status Read: Interrupt status	, ,	,	clears a bit. Wri	ting '0' has no effec	it.



7 GPIO controller

A total of 3 GPIOs are available in the STMPE321. The GPIO controller contains the registers that allow the host system to configure each of the pins into either a GPIO or Touch input. Unused GPIOs should be configured as outputs to minimize power consumption.

A group of registers is used to control the exact function of each of the 8 GPIOs. The registers and their respective addresses are listed in *Table 8*.


Table 0. Of to controller registers summary map								
Register name	Description	Auto-increment						
GPIO_MR_LSB	GPIO monitor pin state	Yes						
GPIO_MR_MSB	register	ies						
GPIO_SET_LSB	GPIO set pin state	Yes						
GPIO_SET_MSB	register	165						
GPIO_DIR_LSB	GPIO set pin direction	Yes						
GPIO_DIR_MSB	register	ies						
GPIO_FUNCT_LSB		Yes						
GPIO_FUNCT_MSB	GFIO IUNCION register	Tes						
	Register name GPIO_MR_LSB GPIO_SET_LSB GPIO_SET_MSB GPIO_DIR_LSB GPIO_DIR_MSB GPIO_FUNCT_LSB	Register nameDescriptionGPIO_MR_LSBGPIO monitor pin state registerGPIO_MR_MSBregisterGPIO_SET_LSBGPIO set pin state registerGPIO_SET_MSBGPIO set pin direction registerGPIO_DIR_LSBGPIO set pin direction registerGPIO_FUNCT_LSBGPIO function register						

Table 8. GPIO controller registers summary map

All GPIO registers are named GPxx, where:

Xxx represents the functional group

For LSB registers:



7	6	5	4	3	2	1	0



The function of each bit is shown in Table 9:

Register name	Function				
GPIO monitor pin state	Reading this bit yields the current state of the bit. Writing has no effect.				
GPIO set pin state	Writing '1' to this bit causes the corresponding GPIO to go to '1' state Writing '0' to this bit causes the corresponding GPIO to go to '0' state				
GPIO set pin direction	'0' sets the corresponding GPIO to input state, and '1' sets it to output state. All bits are '0' on reset.				
GPIO function	'1' sets the corresponding GPIO to function as GPIO, and '0' sets it to touch key mode.				

Table 9. GPTO control bits function	Table 9.	GPIO control bits function
-------------------------------------	----------	-----------------------------------



. .

Touch FIFO

8 Capacitive touch module registers

Table 10. TOUCH_FIFO summary table			
Address	Function		
0x18	FIFO-0, LSB		
0x19	FIFO-0, MSB		
0x1A	FIFO-1, LSB		
0x1B	FIFO-1, MSB		
0x1C	FIFO-2, LSB		
0x1D	FIFO-2, MSB		
0x1E	FIFO-3, LSB		
0x1F	FIFO-3, MSB		

. . .

TOUCH_FIFO

7	6	5	4	3	2	1	0
T7	T6	T5	T4	Т3	T2	T1	TO

Address: 0x1	9, 0x18
--------------	---------

0x00

Type: R

Reset:

Description: TOUCH_FIFO is the access port for the internal 4-level FIFO used for buffering the touch events. While it is possible to access each byte in the data structure directly, it is recommended that the FIFO is accessed only via the 0x18 address.

The FIFO must be accessed in multiples of 2 bytes (LSB, MSB). For the STMPE321, MSB is reserved and LSB contains a snapshot of the recent touch event. The FIFO must be accessed in multiples of 2 bytes (LSB, MSB). For STMPE321, MSB is reserved and LSB contains a snapshot of the recent touch event.

Where Tn is touch status of touch sensing channel n.



FEATURE_SELECT

Feature select

7	6	5	4	3	2	1	0		
		RESERVED		AFS	S[1:0]	Filter EN			
Address:		0x20							
Туре:		R/W							
Reset:	et: 0x04								
Description	[7:3]	Controls AFS (RESERVED AFS[1:0]: "00': reserved "01' AFS mode 1 '10': AFS mode 2 '11': AFS mode 3	l (only 1 str 2 (all keys t	rongest key) hat are abov		d level filtering fea	ature)		
	[0]	Filter EN: Write '1' to enab	le filter						

Wait time setting

7	6	5	4	3	2	1	0		
ETC_WAIT[7:0]									
Address:		0x21							
Туре:		R/W							
Reset:		0x27							
Description:	Description: Sets the wait time between the calibration and the last button touch								
[7:0] ETC_WAIT[7:0] : ETC wait time = ETC_Wait[7:0] *64 + sensor clock period									
A "non-touch" condition must persist for this wait time, before an ETC operation is carried out									

Range: 5 mS - 20 s



CAL_INTERVAL Calibration in									
7	6	5	4	3	2	1	0		
				CAL_INTERVA	L				
Address:		0x22							
Туре:		R/W							
Reset:		0x30							
Description	:	Calibration int	erval						
[7:0] CALIBRATION INTERVAL:Interval between calibration = calibration interval [7:0] * sensor clock period * 50									

Range: 4 ms - 16 s

INTEGRATION TIME

Integration time

7	6	5	4	3	2	1	0			
INTEGRATION_TIME[7:0]										
Address:		0x23								
Туре:		R/W								
Reset:		0x0F								
Description:		Integration tim	e							
	[7:0]	Integration time	in AFS mod	de						
Total period of integration = sensor clock period * integration time [7:0]										

78 µs - 320 ms



CTRL							Control				
7	6	5	4	3	2	1	0				
		RESERVED		F2A	HDC_U	HDC_C	HOLD				
Address:		0x25									
Туре:		R/W	3/W								
Reset:		0x00	0x00								
Description:	escription: Control										
	[7:4]	RESERVED									
	[3] F2A: Write '1' to force device to remain in ACTIVE state at all times										
	 [2] HDC_U: Write '1' to perform unconditional host driven calibration Cleared to '0' when calibration is completed 										
		Only applicable HOLD is '1'									
	[1]	Calibration is Cleared to '0'	rform conditio performed if a when calibrati le HOLD is '1'	nd only if no	touch is detected						

[0] **HOLD**:

'0' to enable ETC '1' to disable ETC



INT_MASH	κ					Ir	nterrupt mask
7	6	5	4	3	2	1	0
		RESERVED		EOC		RESERVED	
Address:		0x26					
Туре:		R/W					
Reset:		0x08					
Description		Writing '1' to the	his register	disables th	e corresponding	g interrupt source	Э.
	[7:4]	RESERVED					
	[3]	EOC: End of calibration This interrupt of		h automatic a	and forced calibra	tion	
	[2:0]	RESERVED					
INT_CLR						I	nterrupt clear
7	6	5	4	3	2	1	0
		RESERVED		EOC		RESERVED	

/	ю	5	4	3	2	I	0
	F	RESERVED		EOC		RESERVED	
Address:		0x27					
Туре:		R/W					
Reset:		0x00					
Description:		Writing '1' to th register.	nis register	clears the c	corresponding i	nterrupt source in	INT_PENDING
	[7:4]	RESERVED					
	[3]	EOC: End of calibration	on				

This interrupt occurs on both automatic and forced calibration

[2:0] RESERVED



FILTER_PERIOD

Filter period

7	6	5	4	3	2	1	0
				FILTER_COUI	NT		
Address:	0x2	28					
Туре:	R/\	N					
Reset:	0x0	00					
Description:	Filt	er period.					
	[7:0] FIL	TER_COUN	T:				
	Ado	ditional filter	to stabilize	touch output ir	n AFS mode.		

AFS touch output is monitored for Filter Count [7:0] times every integration time. For each time a "touch status" is detected, an internal "Filter Counter" is incremented once. This counter value is then compared with Filter Threshold (register 0x3E)

FILTER_THRESHOLD **Filter threshold** 6 0 7 5 4 3 2 1 FILTER_THRESHOLD Address: 0x29 Type: R/W **Reset:** 0x00 **Description:** Filter threshold. [7:0] FILTER_THRESHOLD: An internal "Filter Counter" is compared with Filter Threshold [7:0] to determine if a valid touch has occurred.

REFERENCE_DELAY

Reference delay

7	6	5	4	3	2	1	0				
RESERVED				REFEREN	ICE_DELAY						
Address:		0x2A									
Туре:		R/W									
Reset:		0x00									
Description	:	• •	Shifting of capacitive sensor dynamic range. The capacitance value set into this egister is in effect, equivalent to capacitor connected to the A_Ref pin.								
	[7]	RESERVED									
	[6:0]	REFERENCE_I Valid range = 0- Each step repre Warm reset is re	127 sents capac		-						



Doc ID 15791 Rev 1

TVR						Touch varia	ance setting
7	6	5	4	3	2	1	0
RESERVED					TVR		
Address:	02	X30 - 0x32					
Туре:	R	/W					
Reset:	0	x08					
Description:	Тс	ouch varianc	ce setting				
	[7] R	ESERVED					
[6	A no	etting TVR be high TVR val bise				increases its tolerar	nce to ambient

EVR

Environmental variance

7	6	5	4	3	2	1	0
RESERVED					TVR		
Address:		0x40					
Туре:		R/W					
Reset:		0x04					
Description:		Environme	ental variance s	etting.			
	[7]	RESERVED)				
	[6]						

EVR is used to detect "Non-Touch" condition



STRENGTH_THRESHOLD

Strength threshold

7	6	5	4	3	2	1	0
			ST	RENGTH_THRE	SHOLD		
Address:	(0x50 - 0x52					
Туре:	F	R/W					
Reset:	(Dx01					
Description:	S	Strength threst	nold.				
	[7:0]	STRENGTH_TH	IRESHOLD):			
	5	Setting threshold	d to be used	d in AFS mode	e to determine va	alid touch	

STRENGTH

Strength

7	6	5	4	3	2	1	0
			STRE	NGTH			
Address:	0x60 - (Dx62					
Туре:	R						
Reset:	0x00						
Description:	The nur impeda		s a sensed c	apacitance ex	ceeds the ca	librated refer	rence

[7:0] STRENGTH:

Read-only field

Counts the number of times a sensed impedance exceeds calibrated reference impedance and integration time. Maximum strength equals Integration Time [7:0]



CALIBRATE	D_IMPE	DANCE			C	alibrated i	mpedance
7	6	5	4	3	2	1	0
			CAL_IMF	PEDANCE			
Address:	0x70 -	0x72					
Туре:	R						
Reset:	0x00						
Description:	Calibra	ated impedanc	ce is a refere	nce value ma	aintained by th	ne device.	
[7	-	RATED IMPED. ted reference in					

IMPEDANCE

Impedance

7	6	5	4	3	2	1	0				
			IMPED	ANCE							
Address:	0x80 - 0)x82									
Туре:	R										
Reset:	0x00										
Description:	•	Impedance is the instantaneous impedance value seen at the input pin of each capacitive sensing pin.									
[7:0]	Currently capacita When th	y sensed impendence at the ser	edance. This im Ising channel. ds 0x7F, refere ds 0x00, refere	nce capacitant	ce should be re	educed.	ase of the				

TINT_PENDING

32/40

Interrupt pending

7	6	5	4	3	2	1	0	
	RESEF	RVED		EOC		RESERVED		
Address:	0x92							
Туре:	R/W							
Reset:	0x00							
Description:	Reflects	s the status o	of each interr	upt source.				
[7	[7:4] RESERVED							
	[3] EOC: End of c	alibration						
[2	2:0] RESER	/ED						
SS	[7:4]							
Nu	umber of cyc	cles = repetit	ion [3:0]					



9 Maximum rating

Stressing the device above the rating listed in the "Absolute maximum ratings" table may cause permanent damage to the device. These are stress ratings only, and operation of the device at these or any other conditions above those indicated in the operating sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

Symbol	Parameter		Unit		
Symbol	Falameter	Min	Тур	Max	Onit
V _{CC}	Power supply	_	-	2.5	V
V _{ESD}	ESD protection on each GPIO/touch pin	_	1	8	kV



10 Electrical specifications

Symbol	Parameter	Test condition	Value			Unit
Symbol			Min	Тур	Max	Unit
V _{CC}	Core supply voltage		1.65	-	1.95	V
I _{hibernate}	HIBERNATE current	No touch sensing capability	-	1.8	3.0	μA
I _{sleep}	SLEEP current	Touch sensing active, no touch	-	27	43	μA
I _{active}	ACTIVE current	100% touch activity	-	280	470	μA
V _{IL}	Input voltage low state	V _{CC} =1.8 V	-0.3V	-	0.2V _{CC}	V
V _{IH}	Input voltage high state	V _{CC} =1.8 V	0.8Vcc	-	V_{CC} +0.3V	V
V _{OL}	Output voltage low state	V _{CC} =1.8 V, I _{OUT} = 4 mA	-0.3V	-	0.25V _{CC}	V
V _{OH}	Output voltage high state	V _{CC} =1.8 _{OUT} V, I _{OUT} = 4 mA	0.75Vcc	-	V _{CC} +0.3V	V
V _{OL} (I ² C)	Output voltage low state	I _{OL} =4 mA	-0.3V	-	0.25V _{CC}	V
I _{leakage}	Input leakage (GPIO)	GPIO as input, V _{IN} = 2.0 V	-	-	0.5	μA
	Input leakage (SCL, SDA, RST)	V _{IN} = V _{CC} = 1.95 V	-	-	0.5	μA

Table 12.	DC algorithm and appropriation ((-40 - 85 °C unless otherwise stated)
Table 12.	DC electrical characteristics	(-40 - 65 C unitess otherwise stated)

10.1 Capacitive sensing characteristics


Table 13. Capacitive sensing characteristics

Symbol	Parameter	Test condition	Value			Unit
		lest condition	Min	Тур	Max	Unit
Res	Capacitive measurement resolution	Aref = not connected	-	40	-	fF
DR	Dynamic range	Aref = not connected	-	5.1	-	pF
L	Linearity of sensor	Aref = not connected Maximum deviation calculated from full scale capacitance measurement data	-	10	-	%



11 Package mechanical data

In order to meet environmental requirements, ST offers these devices in different grades of ECOPACK[®] packages, depending on their level of environmental compliance. ECOPACK[®] specifications, grade definitions and product status are available at: www.st.com. ECOPACK[®] is an ST trademark.






1. Drawing not to scale.


2. Dimensions are in millimeters.



Cumbal	Millimeters			
Symbol	Min	Тур	Мах	
А	0.50	_	0.60	
A1	0	_	_	
b	0.15	_	0.25	
D	_	1.50	_	
E	_	2.20	_	
e	_	0.40	_	
L	0.35	_	0.45	

Table 14. Mechanical data for QFN12 (2.2 x 1.5 x 0.5 mm) - 0.40 mm pitch





1. Drawing not to scale.

2. Dimensions are in millimeters.






Figure 10. Carrier tape for QFN12 (2.2 x 1.5 x 0.5 mm) - 0.40 mm pitch



Doc ID 15791 Rev 1





Figure 11. Reel information for QFN12 (2.2 x 1.5 x 0.5 mm) - 0.40 mm pitch

1. Drawing not to scale.

2. Dimensions are in millimeters





12 Revision history

Table 15.Document revision history

Date	Revision	Changes
19-Jun-2009	1	Initial release.



Please Read Carefully:

Information in this document is provided solely in connection with ST products. STMicroelectronics NV and its subsidiaries ("ST") reserve the right to make changes, corrections, modifications or improvements, to this document, and the products and services described herein at any time, without notice.

All ST products are sold pursuant to ST's terms and conditions of sale.

Purchasers are solely responsible for the choice, selection and use of the ST products and services described herein, and ST assumes no liability whatsoever relating to the choice, selection or use of the ST products and services described herein.

No license, express or implied, by estoppel or otherwise, to any intellectual property rights is granted under this document. If any part of this document refers to any third party products or services it shall not be deemed a license grant by ST for the use of such third party products or services, or any intellectual property contained therein or considered as a warranty covering the use in any manner whatsoever of such third party products or services or any intellectual property contained therein.

UNLESS OTHERWISE SET FORTH IN ST'S TERMS AND CONDITIONS OF SALE ST DISCLAIMS ANY EXPRESS OR IMPLIED WARRANTY WITH RESPECT TO THE USE AND/OR SALE OF ST PRODUCTS INCLUDING WITHOUT LIMITATION IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE (AND THEIR EQUIVALENTS UNDER THE LAWS OF ANY JURISDICTION), OR INFRINGEMENT OF ANY PATENT, COPYRIGHT OR OTHER INTELLECTUAL PROPERTY RIGHT.

UNLESS EXPRESSLY APPROVED IN WRITING BY AN AUTHORIZED ST REPRESENTATIVE, ST PRODUCTS ARE NOT RECOMMENDED, AUTHORIZED OR WARRANTED FOR USE IN MILITARY, AIR CRAFT, SPACE, LIFE SAVING, OR LIFE SUSTAINING APPLICATIONS, NOR IN PRODUCTS OR SYSTEMS WHERE FAILURE OR MALFUNCTION MAY RESULT IN PERSONAL INJURY, DEATH, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE. ST PRODUCTS WHICH ARE NOT SPECIFIED AS "AUTOMOTIVE GRADE" MAY ONLY BE USED IN AUTOMOTIVE APPLICATIONS AT USER'S OWN RISK.

Resale of ST products with provisions different from the statements and/or technical features set forth in this document shall immediately void any warranty granted by ST for the ST product or service described herein and shall not create or extend in any manner whatsoever, any liability of ST.

ST and the ST logo are trademarks or registered trademarks of ST in various countries.

Information in this document supersedes and replaces all information previously supplied.

The ST logo is a registered trademark of STMicroelectronics. All other names are the property of their respective owners.

© 2009 STMicroelectronics - All rights reserved

STMicroelectronics group of companies

Australia - Belgium - Brazil - Canada - China - Czech Republic - Finland - France - Germany - Hong Kong - India - Israel - Italy - Japan -Malaysia - Malta - Morocco - Philippines - Singapore - Spain - Sweden - Switzerland - United Kingdom - United States of America

www.st.com

Doc ID 15791 Rev 1

