

# XC3000 Series Field Programmable Gate Arrays (XC3000A/L, XC3100A/L)

November 9, 1998 (Version 3.1)

**Product Description** 

#### **Features**

- Complete line of four related Field Programmable Gate Array product families
  - XC3000A, XC3000L, XC3100A, XC3100L
- Ideal for a wide range of custom VLSI design tasks
  - Replaces TTL, MSI, and other PLD logic
  - Integrates complete sub-systems into a single package
  - Avoids the NRE, time delay, and risk of conventional masked gate arrays
- High-performance CMOS static memory technology
  - Guaranteed toggle rates of 70 to 370 MHz, logic delays from 7 to 1.5 ns
  - System clock speeds over 85 MHz
  - Low quiescent and active power consumption
- · Flexible FPGA architecture
  - Compatible arrays ranging from 1,000 to 7,500 gate complexity
  - Extensive register, combinatorial, and I/O capabilities
  - High fan-out signal distribution, low-skew clock nets
  - Internal 3-state bus capabilities
  - TTL or CMOS input thresholds
  - On-chip crystal oscillator amplifier
- Unlimited reprogrammability
  - Easy design iteration
  - In-system logic changes
- Extensive packaging options
  - Over 20 different packages
  - Plastic and ceramic surface-mount and pin-gridarray packages
  - Thin and Very Thin Quad Flat Pack (TQFP and VQFP) options
- · Ready for volume production
  - Standard, off-the-shelf product availability
  - 100% factory pre-tested devices
  - Excellent reliability record

- Complete Development System
  - Schematic capture, automatic place and route
  - Logic and timing simulation
  - Interactive design editor for design optimization
  - Timing calculator
  - Interfaces to popular design environments like Viewlogic, Cadence, Mentor Graphics, and others

#### **Additional XC3100A Features**

- Ultra-high-speed FPGA family with six members
  - 50-85 MHz system clock rates
  - 190 to 370 MHz guaranteed flip-flop toggle rates
  - 1.55 to 4.1 ns logic delays
- High-end additional family member in the 22 X 22 CLB array-size XC3195A device
- 8 mA output sink current and 8 mA source current
- Maximum power-down and guiescent current is 5 mA
- 100% architecture and pin-out compatible with other XC3000 families
- Software and bitstream compatible with the XC3000, XC3000A, and XC3000L families

XC3100A combines the features of the XC3000A and XC3100 families:

- Additional interconnect resources for TBUFs and CE inputs
- · Error checking of the configuration bitstream
- Soft startup holds all outputs slew-rate limited during initial power-up
- More advanced CMOS process

## Low-Voltage Versions Available

- Low-voltage devices function at 3.0 3.6 V
- XC3000L Low-voltage versions of XC3000A devices
- XC3100L Low-voltage versions of XC3100A devices

Device	Max Logic Gates	Typical Gate Range	CLBs	Array	User I/Os Max	Flip-Flops	Horizontal Longlines	Configuration Data Bits
XC3020A, 3020L, 3120A	1,500	1,000 - 1,500	64	8 x 8	64	256	16	14,779
XC3030A, 3030L, 3130A	2,000	1,500 - 2,000	100	10 x 10	80	360	20	22,176
XC3042A, 3042L, 3142A, 3142L	3,000	2,000 - 3,000	144	12 x 12	96	480	24	30,784
XC3064A, 3064L, 3164A	4,500	3,500 - 4,500	224	16 x 14	120	688	32	46,064
XC3090A, 3090L, 3190A, 3190L	6,000	5,000 - 6,000	320	16 x 20	144	928	40	64,160
XC3195A	7,500	6,500 - 7,500	484	22 x 22	176	1,320	44	94,984



## Introduction

XC3000-Series Field Programmable Gate Arrays (FPGAs) provide a group of high-performance, high-density, digital integrated circuits. Their regular, extendable, flexible, user-programmable array architecture is composed of a configuration program store plus three types of configurable elements: a perimeter of I/O Blocks (IOBs), a core array of Configurable Logic Bocks (CLBs) and resources for interconnection. The general structure of an FPGA is shown in Figure 2. The development system provides schematic capture and auto place-and-route for design entry. Logic and timing simulation, and in-circuit emulation are available as design verification alternatives. The design editor is used for interactive design optimization, and to compile the data pattern that represents the configuration program.

The FPGA user logic functions and interconnections are determined by the configuration program data stored in internal static memory cells. The program can be loaded in any of several modes to accommodate various system requirements. The program data resides externally in an EEPROM, EPROM or ROM on the application circuit board, or on a floppy disk or hard disk. On-chip initialization logic provides for optional automatic loading of program data at power-up. The companion XC17XX Serial Configuration PROMs provide a very simple serial configuration program storage in a one-time programmable package.

The XC3000 Field Programmable Gate Array families provide a variety of logic capacities, package styles, temperature ranges and speed grades.

#### XC3000 Series Overview

There are now four distinct family groupings within the XC3000 Series of FPGA devices:

- XC3000A Family
- XC3000L Family
- XC3100A Family
- XC3100L Family

All four families share a common architecture, development software, design and programming methodology, and also common package pin-outs. An extensive Product Description covers these common aspects.

Detailed parametric information for the XC3000A, XC3000L, XC3100A, and XC3100L product families is then provided. (The XC3000 and XC3100 families are not recommended for new designs.)

Here is a simple overview of those XC3000 products currently emphasized:

- XC3000A Family The XC3000A is an enhanced version of the basic XC3000 family, featuring additional interconnect resources and other user-friendly enhancements.
- XC3000L Family The XC3000L is identical in architecture and features to the XC3000A family, but operates at a nominal supply voltage of 3.3 V. The XC3000L is the right solution for battery-operated and low-power applications.
- XC3100A Family The XC3100A is a performance-optimized relative of the XC3000A family. While both families are bitstream and footprint compatible, the XC3100A family extends toggle rates to 370 MHz and in-system performance to over 80 MHz. The XC3100A family also offers one additional array size, the XC3195A.
- XC3100L Family The XC3100L is identical in architectures and features to the XC3100A family, but operates at a nominal supply voltage of 3.3V.

Figure 1 illustrates the relationships between the families. Compared to the original XC3000 family, XC3000A offers additional functionality and increased speed. The XC3000L family offers the same additional functionality, but reduced speed due to its lower supply voltage of 3.3 V. The XC3100A family offers substantially higher speed and higher density with the XC3195A.

# New XC3000 Series Compared to Original XC3000 Family

For readers already familiar with the original XC3000 family of FPGAs, the major new features in the XC3000A, XC3000L, XC3100A, and XC3100L families are listed in this section.

All of these new families are upward-compatible extensions of the original XC3000 FPGA architecture. Any bitstream used to configure an XC3000 device will configure the corresponding XC3000A, XC3000L, XC3100A, or XC3100L device exactly the same way.

The XC3100A and XC3100L FPGA architectures are upward-compatible extensions of the XC3000A and XC3000L architectures. Any bitstream used to configure an XC3000A or XC3000L device will configure the corresponding XC3100A or XC3100L device exactly the same way.



# Improvements in the XC3000A and XC3000L Families

The XC3000A and XC3000L families offer the following enhancements over the popular XC3000 family:

The XC3000A and XC3000L families have additional interconnect resources to drive the I-inputs of TBUFs driving horizontal Longlines. The CLB Clock Enable input can be driven from a second vertical Longline. These two additions result in more efficient and faster designs when horizontal Longlines are used for data bussing.

During configuration, the XC3000A and XC3000L devices check the bit-stream format for stop bits in the appropriate positions. Any error terminates the configuration and pulls INIT Low.

When the configuration process is finished and the device starts up in user mode, the first activation of the outputs is automatically slew-rate limited. This feature, called Soft Startup, avoids the potential ground bounce when all out-puts are turned on simultaneously. After start-up, the slew rate of the individual outputs is, as in the XC3000 family, determined by the individual configuration option.

# Improvements in the XC3100A and XC3100L Families

Based on a more advanced CMOS process, the XC3100A and XC3100L families are architecturally-identical, performance-optimized relatives of the XC3000A and XC3000L families. While all families are footprint compatible, the XC3100A family extends achievable system performance beyond 85 MHz.




Figure 1: XC3000 FPGA Families



# **Detailed Functional Description**

The perimeter of configurable Input/Output Blocks (IOBs) provides a programmable interface between the internal logic array and the device package pins. The array of Configurable Logic Blocks (CLBs) performs user-specified logic functions. The interconnect resources are programmed to form networks, carrying logic signals among blocks, analogous to printed circuit board traces connecting MSI/SSI packages.

The block logic functions are implemented by programmed look-up tables. Functional options are implemented by program-controlled multiplexers. Interconnecting networks between blocks are implemented with metal segments joined by program-controlled pass transistors.

These FPGA functions are established by a configuration program which is loaded into an internal, distributed array of configuration memory cells. The configuration program is loaded into the device at power-up and may be reloaded on command. The FPGA includes logic and control signals to implement automatic or passive configuration. Program

data may be either bit serial or byte parallel. The development system generates the configuration program bitstream used to configure the device. The memory loading process is independent of the user logic functions.

# **Configuration Memory**

The static memory cell used for the configuration memory in the Field Programmable Gate Array has been designed specifically for high reliability and noise immunity. Integrity of the device configuration memory based on this design is assured even under adverse conditions. As shown in Figure 3, the basic memory cell consists of two CMOS inverters plus a pass transistor used for writing and reading cell data. The cell is only written during configuration and only read during readback. During normal operation, the cell provides continuous control and the pass transistor is off and does not affect cell stability. This is quite different from the operation of conventional memory devices, in which the cells are frequently read and rewritten.




Figure 2: Field Programmable Gate Array Structure.

It consists of a perimeter of programmable I/O blocks, a core of configurable logic blocks and their interconnect resources. These are all controlled by the distributed array of configuration program memory cells.






Figure 3: Static Configuration Memory Cell.

It is loaded with one bit of configuration program and controls one program selection in the Field Programmable Gate Array.

The memory cell outputs Q and  $\overline{Q}$  use ground and  $V_{CC}$  levels and provide continuous, direct control. The additional capacitive load together with the absence of address decoding and sense amplifiers provide high stability to the cell. Due to the structure of the configuration memory cells, they are not affected by extreme power-supply excursions or very high levels of alpha particle radiation. In reliability

testing, no soft errors have been observed even in the presence of very high doses of alpha radiation.

The method of loading the configuration data is selectable. Two methods use serial data, while three use byte-wide data. The internal configuration logic utilizes framing information, embedded in the program data by the development system, to direct memory-cell loading. The serial-data framing and length-count preamble provide programming compatibility for mixes of various FPGA device devices in a synchronous, serial, daisy-chain fashion.

#### I/O Block

Each user-configurable IOB shown in Figure 4, provides an interface between the external package pin of the device and the internal user logic. Each IOB includes both registered and direct input paths. Each IOB provides a programmable 3-state output buffer, which may be driven by a registered or direct output signal. Configuration options allow each IOB an inversion, a controlled slew rate and a high impedance pull-up. Each input circuit also provides input clamping diodes to provide electrostatic protection, and circuits to inhibit latch-up produced by input currents.




Figure 4: Input/Output Block.

Each IOB includes input and output storage elements and I/O options selected by configuration memory cells. A choice of two clocks is available on each die edge. The polarity of each clock line (not each flip-flop or latch) is programmable. A clock line that triggers the flip-flop on the rising edge is an active Low Latch Enable (Latch transparent) signal and vice versa. Passive pull-up can only be enabled on inputs, not on outputs. All user inputs are programmed for TTL or CMOS thresholds.

The input-buffer portion of each IOB provides threshold detection to translate external signals applied to the package pin to internal logic levels. The global input-buffer threshold of the IOBs can be programmed to be compatible with either TTL or CMOS levels. The buffered input signal drives the data input of a storage element, which may be configured as either a flip-flop or a latch. The clocking polarity (rising/falling edge-triggered flip-flop, High/Low transparent latch) is programmable for each of the two clock lines on each of the four die edges. Note that a clock line driving a *rising* edge-triggered flip-flop makes any latch driven by the same line on the same edge Low-level transparent and vice versa (falling edge, High transparent). All Xilinx primitives in the supported schematic-entry packages, however, are positive edge-triggered flip-flops or High transparent latches. When one clock line must drive flip-flops as well as latches, it is necessary to compensate for the difference in clocking polarities with an additional inverter either in the flip-flop clock input or the latch-enable input. I/O storage elements are reset during configuration or by the active-Low chip RESET input. Both direct input (from IOB pin I) and registered input (from IOB pin Q) signals are available for interconnect.

For reliable operation, inputs should have transition times of less than 100 ns and should not be left floating. Floating CMOS input-pin circuits might be at threshold and produce oscillations. This can produce additional power dissipation and system noise. A typical hysteresis of about 300 mV reduces sensitivity to input noise. Each user IOB includes a programmable high-impedance pull-up resistor, which may be selected by the program to provide a constant High for otherwise undriven package pins. Although the Field Programmable Gate Array provides circuitry to provide input protection for electrostatic discharge, normal CMOS handling precautions should be observed.

Flip-flop loop delays for the IOB and logic-block flip-flops are short, providing good performance under asynchronous clock and data conditions. Short loop delays minimize the probability of a metastable condition that can result from assertion of the clock during data transitions. Because of the short-loop-delay characteristic in the Field Programmable Gate Array, the IOB flip-flops can be used to synchronize external signals applied to the device. Once synchronized in the IOB, the signals can be used internally without further consideration of their clock relative timing, except as it applies to the internal logic and routing-path delays.

IOB output buffers provide CMOS-compatible 4-mA source-or-sink drive for high fan-out CMOS or TTL- compatible signal levels (8 mA in the XC3100A family). The network driving IOB pin O becomes the registered or direct data source for the output buffer. The 3-state control signal (IOB) pin T can control output activity. An open-drain output may be obtained by using the same signal for driving the

output and 3-state signal nets so that the buffer output is enabled only for a Low.

Configuration program bits for each IOB control features such as optional output register, logic signal inversion, and 3-state and slew-rate control of the output.

The program-controlled memory cells of Figure 4 control the following options.

- Logic inversion of the output is controlled by one configuration program bit per IOB.
- Logic 3-state control of each IOB output buffer is determined by the states of configuration program bits that turn the buffer on, or off, or select the output buffer 3-state control interconnection (IOB pin T). When this IOB output control signal is High, a logic one, the buffer is disabled and the package pin is high impedance. When this IOB output control signal is Low, a logic zero, the buffer is enabled and the package pin is active. Inversion of the buffer 3-state control-logic sense (output enable) is controlled by an additional configuration program bit.
- Direct or registered output is selectable for each IOB.
   The register uses a positive-edge, clocked flip-flop. The clock source may be supplied (IOB pin OK) by either of two metal lines available along each die edge. Each of these lines is driven by an invertible buffer.
- Increased output transition speed can be selected to improve critical timing. Slower transitions reduce capacitive-load peak currents of non-critical outputs and minimize system noise.
- An internal high-impedance pull-up resistor (active by default) prevents unconnected inputs from floating.

Unlike the original XC3000 series, the XC3000A, XC3000L, XC3100A, and XC3100L families include the Soft Startup feature. When the configuration process is finished and the device starts up in user mode, the first activation of the outputs is automatically slew-rate limited. This feature avoids potential ground bounce when all outputs are turned on simultaneously. After start-up, the slew rate of the individual outputs is determined by the individual configuration option.

#### Summary of I/O Options

- Inputs
  - Direct
  - Flip-flop/latch
  - CMOS/TTL threshold (chip inputs)
  - Pull-up resistor/open circuit
- Outputs
  - Direct/registered
  - Inverted/not
  - 3-state/on/off
  - Full speed/slew limited
  - 3-state/output enable (inverse)



# Configurable Logic Block

The array of CLBs provides the functional elements from which the user's logic is constructed. The logic blocks are arranged in a matrix within the perimeter of IOBs. For example, the XC3020A has 64 such blocks arranged in 8 rows and 8 columns. The development system is used to compile the configuration data which is to be loaded into the internal configuration memory to define the operation and interconnection of each block. User definition of CLBs and their interconnecting networks may be done by automatic translation from a schematic-capture logic diagram or optionally by installing library or user macros.

Each CLB has a combinatorial logic section, two flip-flops, and an internal control section. See Figure 5. There are: five logic inputs (A, B, C, D and E); a common clock input (K); an asynchronous direct RESET input (RD); and an enable clock (EC). All may be driven from the interconnect

resources adjacent to the blocks. Each CLB also has two outputs (X and Y) which may drive interconnect networks.

Data input for either flip-flop within a CLB is supplied from the function F or G outputs of the combinatorial logic, or the block input, DI. Both flip-flops in each CLB share the asynchronous RD which, when enabled and High, is dominant over clocked inputs. All flip-flops are reset by the active-Low chip input, RESET, or during the configuration process. The flip-flops share the enable clock (EC) which, when Low, recirculates the flip-flops' present states and inhibits response to the data-in or combinatorial function inputs on a CLB. The user may enable these control inputs and select their sources. The user may also select the clock net input (K), as well as its active sense within each CLB. This programmable inversion eliminates the need to route both phases of a clock signal throughout the device.




Figure 5: Configurable Logic Block.

Each CLB includes a combinatorial logic section, two flip-flops and a program memory controlled multiplexer selection of function. It has the following:

- five logic variable inputs A, B, C, D, and E
- a direct data in DI
- an enable clock EC
- a clock (invertible) K
- an asynchronous direct RESET RD
- two outputs X and Y



Flexible routing allows use of common or individual CLB clocking.

The combinatorial-logic portion of the CLB uses a 32 by 1 look-up table to implement Boolean functions. Variables selected from the five logic inputs and two internal block flip-flops are used as table address inputs. The combinatorial propagation delay through the network is independent of the logic function generated and is spike free for single input variable changes. This technique can generate two independent logic functions of up to four variables each as shown in Figure 6a, or a single function of five variables as shown in Figure 6b, or some functions of seven variables as shown in Figure 6c. Figure 7 shows a modulo-8 binary counter with parallel enable. It uses one CLB of each type. The partial functions of six or seven variables are implemented using the input variable (E) to dynamically select between two functions of four different variables. For the two functions of four variables each, the independent results (F and G) may be used as data inputs to either flip-flop or either logic block output. For the single function of five variables and merged functions of six or seven variables, the F and G outputs are identical. Symmetry of the F and G functions and the flip-flops allows the interchange of CLB outputs to optimize routing efficiencies of the networks interconnecting the CLBs and IOBs.

## **Programmable Interconnect**

Programmable-interconnection resources in the Field Programmable Gate Array provide routing paths to connect inputs and outputs of the IOBs and CLBs into logic networks. Interconnections between blocks are composed of a two-layer grid of metal segments. Specially designed pass transistors, each controlled by a configuration bit, form programmable interconnect points (PIPs) and switching matrices used to implement the necessary connections between selected metal segments and block pins. Figure 8 is an example of a routed net. The development system provides automatic routing of these interconnections. Interactive routing is also available for design optimization. The inputs of the CLBs or IOBs are multiplexers which can be programmed to select an input network from the adjacent interconnect segments. Since the switch connections to block inputs are unidirectional, as are block outputs, they are usable only for block input connection and not for routing. Figure 9 illustrates routing access to logic block input variables, control inputs and block outputs. Three types of metal resources are provided to accommodate various network interconnect requirements.

- General Purpose Interconnect
- Direct Connection
- Longlines (multiplexed busses and wide AND gates)




Figure 6: Combinational Logic Options

**6a.** Combinatorial Logic Option FG generates two functions of four variables each. One variable, A, must be common to both functions. The second and third variable can be any choice of B, C, QX and QY. The fourth variable can be any choice of D or E.

**6b.** Combinatorial Logic Option F generates any function of five variables: A, D, E and two choices out of B, C, QX, QY.

**6c.** Combinatorial Logic Option FGM allows variable E to select between two functions of four variables: Both have common inputs A and D and any choice out of B, C, QX and QY for the remaining two variables. Option 3 can then implement some functions of six or seven variables.






Figure 7: Counter.

The modulo-8 binary counter with parallel enable and clock enable uses one combinatorial logic block of each option.

#### General Purpose Interconnect

General purpose interconnect, as shown in Figure 10, consists of a grid of five horizontal and five vertical metal segments located between the rows and columns of logic and IOBs. Each segment is the height or width of a logic block. Switching matrices join the ends of these segments and allow programmed interconnections between the metal grid segments of adjoining rows and columns. The switches of an unprogrammed device are all non-conducting. The connections through the switch matrix may be established by the automatic routing or by selecting the desired pairs of matrix pins to be connected or disconnected. The legitimate switching matrix combinations for each pin are indicated in Figure 11.

Special buffers within the general interconnect areas provide periodic signal isolation and restoration for improved performance of lengthy nets. The interconnect buffers are available to propagate signals in either direction on a given general interconnect segment. These bidirectional (bidi) buffers are found adjacent to the switching matrices, above





Figure 8: A Design Editor view of routing resources used to form a typical interconnection network from CLB GA.

and to the right. The other PIPs adjacent to the matrices are accessed to or from Longlines. The development system automatically defines the buffer direction based on the location of the interconnection network source. The delay calculator of the development system automatically calculates and displays the block, interconnect and buffer delays for any paths selected. Generation of the simulation netlist with a worst-case delay model is provided.

#### **Direct Interconnect**

Direct interconnect, shown in Figure 12, provides the most efficient implementation of networks between adjacent CLBs or I/O Blocks. Signals routed from block to block using the direct interconnect exhibit minimum interconnect propagation and use no general interconnect resources. For each CLB, the X output may be connected directly to the B input of the CLB immediately to its right and to the C input of the CLB to its left. The Y output can use direct interconnect to drive the D input of the block immediately above and the A input of the block below. Direct interconnect should be used to maximize the speed of high-performance portions of logic. Where logic blocks are adjacent to IOBs, direct connect is provided alternately to the IOB inputs (I) and outputs (O) on all four edges of the die. The right edge provides additional direct connects from CLB outputs to adjacent IOBs. Direct interconnections of IOBs with CLBs are shown in Figure 13.






**Figure 9: Design Editor** Locations of interconnect access, CLB control inputs, logic inputs and outputs. The dot pattern represents the available programmable interconnection points (PIPs).

Some of the interconnect PIPs are directional.





**Figure 10: FPGA General-Purpose Interconnect.**Composed of a grid of metal segments that may be interconnected through switch matrices to form networks for CLB and IOB inputs and outputs.





Figure 11: Switch Matrix Interconnection Options for Each Pin.

Switch matrices on the edges are different.



**Figure 12: CLB X and Y Outputs.**The X and Y outputs of each CLB have single contact, direct access to inputs of adjacent CLBs






Figure 13: XC3020A Die-Edge IOBs. The XC3020A die-edge IOBs are provided with direct access to adjacent CLBs.




#### Longlines

The Longlines bypass the switch matrices and are intended primarily for signals that must travel a long distance, or must have minimum skew among multiple destinations. Longlines, shown in Figure 14, run vertically and horizontally the height or width of the interconnect area. Each interconnection column has three vertical Longlines, and each interconnection row has two horizontal Longlines. Two additional Longlines are located adjacent to the outer sets of switching matrices. In devices larger than the XC3020A and XC3120A FPGAs, two vertical Longlines in each col-


umn are connectable half-length lines. On the XC3020A and XC3120A FPGAs, only the outer Longlines are connectable half-length lines.

Longlines can be driven by a logic block or IOB output on a column-by-column basis. This capability provides a common low skew control or clock line within each column of logic blocks. Interconnections of these Longlines are shown in Figure 15. Isolation buffers are provided at each input to a Longline and are enabled automatically by the development system when a connection is made.




**Figure 14:** Horizontal and Vertical Longlines. These Longlines provide high fan-out, low-skew signal distribution in each row and column. The global buffer in the upper left die corner drives a common line throughout the FPGA.





**Figure 15: Programmable Interconnection of Longlines.** This is provided at the edges of the routing area. Three-state buffers allow the use of horizontal Longlines to form on-chip wired AND and multiplexed buses. The left two non-clock vertical Longlines per column (except XC3020A) and the outer perimeter Longlines may be programmed as connectable half-length lines.



**Figure 16: 3-State Buffers Implement a Wired-AND Function.** When all the buffer 3-state lines are High, (high impedance), the pull-up resistor(s) provide the High output. The buffer inputs are driven by the control signals or a Low.




Figure 17: 3-State Buffers Implement a Multiplexer. The selection is accomplished by the buffer 3-state signal.



A buffer in the upper left corner of the FPGA chip drives a global net which is available to all K inputs of logic blocks. Using the global buffer for a clock signal provides a skew-free, high fan-out, synchronized clock for use at any or all of the IOBs and CLBs. Configuration bits for the K input to each logic block can select this global line or another routing resource as the clock source for its flip-flops. This net may also be programmed to drive the die edge clock lines for IOB use. An enhanced speed, CMOS threshold, direct access to this buffer is available at the second pad from the top of the left die edge.

A buffer in the lower right corner of the array drives a horizontal Longline that can drive programmed connections to a vertical Longline in each interconnection column. This alternate buffer also has low skew and high fan-out. The network formed by this alternate buffer's Longlines can be selected to drive the K inputs of the CLBs. CMOS threshold, high speed access to this buffer is available from the third pad from the bottom of the right die edge.

#### Internal Busses

A pair of 3-state buffers, located adjacent to each CLB, permits logic to drive the horizontal Longlines. Logic operation

of the 3-state buffer controls allows them to implement wide multiplexing functions. Any 3-state buffer input can be selected as drive for the horizontal long-line bus by applying a Low logic level on its 3-state control line. See Figure 16. The user is required to avoid contention which can result from multiple drivers with opposing logic levels. Control of the 3-state input by the same signal that drives the buffer input, creates an open-drain wired-AND function. A logic High on both buffer inputs creates a high impedance, which represents no contention. A logic Low enables the buffer to drive the Longline Low. See Figure 17. Pull-up resistors are available at each end of the Longline to provide a High output when all connected buffers are non-conducting. This forms fast, wide gating functions. When data drives the inputs, and separate signals drive the 3-state control lines, these buffers form multiplexers (3-state busses). In this case, care must be used to prevent contention through multiple active buffers of conflicting levels on a common line. Each horizontal Longline is also driven by a weak keeper circuit that prevents undefined floating levels by maintaining the previous logic level when the line is not driven by an active buffer or a pull-up resistor. Figure 18 shows 3-state buffers, Longlines and pull-up resistors.




Figure 18: Design Editor.


An extra large view of possible interconnections in the lower right corner of the XC3020A.



# **Crystal Oscillator**

Figure 18 also shows the location of an internal high speed inverting amplifier that may be used to implement an on-chip crystal oscillator. It is associated with the auxiliary buffer in the lower right corner of the die. When the oscillator is configured and connected as a signal source, two special user IOBs are also configured to connect the oscillator amplifier with external crystal oscillator components as shown in Figure 19. A divide by two option is available to assure symmetry. The oscillator circuit becomes active early in the configuration process to allow the oscillator to stabilize. Actual internal connection is delayed until completion of configuration. In Figure 19 the feedback resistor R1, between the output and input, biases the amplifier at threshold. The inversion of the amplifier, together with the R-C networks and an AT-cut series resonant crystal, produce the 360-degree phase shift of the Pierce oscillator. A

series resistor R2 may be included to add to the amplifier output impedance when needed for phase-shift control, crystal resistance matching, or to limit the amplifier input swing to control clipping at large amplitudes. Excess feedback voltage may be corrected by the ratio of C2/C1. The amplifier is designed to be used from 1 MHz to about one-half the specified CLB toggle frequency. Use at frequencies below 1 MHz may require individual characterization with respect to a series resistance. Crystal oscillators above 20 MHz generally require a crystal which operates in a third overtone mode, where the fundamental frequency must be suppressed by an inductor across C2, turning this parallel resonant circuit to double the fundamental crystal frequency, i.e., 2/3 of the desired third harmonic frequency network. When the oscillator inverter is not used, these IOBs and their package pins are available for general user I/O.



	44 PIN	68 PIN	84	PIN	100	PIN	132 PIN	160 PIN	164 PIN	175 PIN	176 PIN	208 PIN
	PLCC	PLCC	PLCC	PGA	CQFP	PQFP	PGA	PQFP	CQFP	PGA	TQFP	PQFP
XTAL 1 (OUT)	30	47	57	J11	67	82	P13	82	105	T14	91	110
XTAL 2 (IN)	26	43	53	L11	61	76	M13	76	99	P15	85	100

X7064

**Figure 19: Crystal Oscillator Inverter.** When activated, and by selecting an output network for its buffer, the crystal oscillator inverter uses two unconfigured package pins and external components to implement an oscillator. An optional divide-by-two mode is available to assure symmetry.



# Configuration

#### **Initialization Phase**

An internal power-on-reset circuit is triggered when power is applied. When  $V_{CC}$  reaches the voltage at which portions of the FPGA device begin to operate (nominally 2.5 to 3 V), the programmable I/O output buffers are 3-stated and a high-impedance pull-up resistor is provided for the user I/O pins. A time-out delay is initiated to allow the power supply voltage to stabilize. During this time the power-down mode is inhibited. The Initialization state time-out (about 11 to 33 ms) is determined by a 14-bit counter driven by a self-generated internal timer. This nominal 1-MHz timer is subject to variations with process, temperature and power supply. As shown in Table 1, five configuration mode choices are available as determined by the input levels of three mode pins; M0, M1 and M2.

**Table 1: Configuration Mode Choices** 

MO	M1	M2	CCLK	Mode	Data
0	0	0	output	Master	Bit Serial
0	0	1	output	Master	Byte Wide Addr. = 0000 up
0	1	0	_	reserved	_
0	1	1	output	Master	Byte Wide Addr. = FFFF down
1	0	0	_	reserved	_
1	0	1	output	Peripheral	Byte Wide
1	1	0	_	reserved	_
1	1	1	input	Slave	Bit Serial

In Master configuration modes, the device becomes the source of the Configuration Clock (CCLK). The beginning of configuration of devices using Peripheral or Slave modes must be delayed long enough for their initialization to be completed. An FPGA with mode lines selecting a Master configuration mode extends its initialization state using four times the delay (43 to 130 ms) to assure that all daisy-chained slave devices, which it may be driving, will be ready even if the master is very fast, and the slave(s) very slow. Figure 20 shows the state sequences. At the end of Initialization, the device enters the Clear state where it clears the configuration memory. The active Low, open-drain initialization signal INIT indicates when the Initialization and Clear states are complete. The FPGA tests for the absence of an external active Low RESET before it makes a final sample of the mode lines and enters the Configuration state. An external wired-AND of one or more INIT pins can be used to control configuration by the assertion of the active-Low RESET of a master mode device or to signal a processor that the FPGAs are not yet initialized.

If a configuration has begun, a re-assertion of RESET for a minimum of three internal timer cycles will be recognized and the FPGA will initiate an abort, returning to the Clear state to clear the partially loaded configuration memory words. The FPGA will then resample RESET and the mode lines before re-entering the Configuration state.

During configuration, the XC3000A, XC3000L, XC3100A, and XC3100L devices check the bit-stream format for stop bits in the appropriate positions. Any error terminates the configuration and pulls INIT Low.




Figure 20: A State Diagram of the Configuration Process for Power-up and Reprogram.




A re-program is initiated.when a configured XC3000 series device senses a High-to-Low transition and subsequent >6  $\mu s$  Low level on the DONE/PROG package pin, or, if this pin is externally held permanently Low, a High-to-Low transition and subsequent >6  $\mu s$  Low time on the RESET package pin.

The device returns to the Clear state where the configuration memory is cleared and mode lines re-sampled, as for an aborted configuration. The complete configuration program is cleared and loaded during each configuration program cycle.

Length count control allows a system of multiple Field Programmable Gate Arrays, of assorted sizes, to begin operation in a synchronized fashion. The configuration program

generated by the development system begins with a preamble of 11111110010 followed by a 24-bit length count representing the total number of configuration clocks needed to complete loading of the configuration program(s). The data framing is shown in Figure 21. All FPGAs connected in series read and shift preamble and length count in on positive and out on negative configuration clock edges. A device which has received the preamble and length count then presents a High Data Out until it has intercepted the appropriate number of data frames. When the configuration program memory of an FPGA is full and the length count does not yet compare, the device shifts any additional data through, as it did for preamble and length count. When the FPGA configuration memory is full and the length count compares, the device will execute



\*The LCA Device Require Four Dummy Bits Min; Software Generates Eight Dummy Bits

X5300\_01

Device	XC3020A XC3020L XC3120A	XC3030A XC3030L XC3130A	XC3042A XC3042L XC3142A XC3142L	XC3064A XC3064L XC3164A	XC3090A XC3090L XC3190A XC3190L	XC3195A
Gates	1,000 to 1,500	1,500 to 2,000	2,000 to 3,000	3,500 to 4,500	5,000 to 6,000	6,500 to 7,500
CLBs	64	100	144	224	320	484
Row x Col	(8 x 8)	(10 x 10)	(12 x 12)	(16 x 14)	(20 x 16)	(22 x 22)
IOBs	64	80	96	120	144	176
Flip-flops	256	360	480	688	928	1,320
Horizontal Longlines	16	20	24	32	40	44
TBUFs/Horizontal LL	9	11	13	15	17	23
Bits per Frame (including1 start and 3 stop bits)	75	92	108	140	172	188
Frames	197	241	285	329	373	505
Program Data = Bits x Frames + 4 bits (excludes header)	14,779	22,176	30,784	46,064	64,160	94,944
PROM size (bits) = Program Data + 40-bit Header	14,819	22,216	30,824	46,104	64,200	94,984

**Figure 21: Internal Configuration Data Structure for an FPGA.** This shows the preamble, length count and data frames generated by the Development System.

The Length Count produced by the program = [(40-bit preamble + sum of program data + 1 per daisy chain device) rounded up to multiple of 8] –  $(2 \le K \le 4)$  where K is a function of DONE and RESET timing selected. An additional 8 is added if roundup increment is less than K. K additional clocks are needed to complete start-up after length count is reached.



a synchronous start-up sequence and become operational. See Figure 22. Two CCLK cycles after the completion of loading configuration data, the user I/O pins are enabled as configured. As selected, the internal user-logic RESET is released either one clock cycle before or after the I/O pins become active. A similar timing selection is programmable for the DONE/PROG output signal. DONE/PROG may also be programmed to be an open drain or include a pull-up resistor to accommodate wired ANDing. The High During Configuration (HDC) and Low During Configuration (LDC) are two user I/O pins which are driven active while an FPGA is in its Initialization, Clear or Configure states. They and DONE/PROG provide signals for control of external logic signals such as RESET, bus enable or PROM enable during configuration. For parallel Master configuration modes, these signals provide PROM enable control and allow the data pins to be shared with user logic signals.

User I/O inputs can be programmed to be either TTL or CMOS compatible thresholds. At power-up, all inputs have TTL thresholds and can change to CMOS thresholds at the completion of configuration if the user has selected CMOS thresholds. The threshold of PWRDWN and the direct clock inputs are fixed at a CMOS level.

If the crystal oscillator is used, it will begin operation before configuration is complete to allow time for stabilization before it is connected to the internal circuitry.

## **Configuration Data**

Configuration data to define the function and interconnection within a Field Programmable Gate Array is loaded from an external storage at power-up and after a re-program signal. Several methods of automatic and controlled loading of the required data are available. Logic levels applied to mode selection pins at the start of configuration time determine the method to be used. See Table 1. The data may be either bit-serial or byte-parallel, depending on the configuration mode. The different FPGAs have different sizes and numbers of data frames. To maintain compatibility between various device types, the Xilinx product families use compatible configuration formats. For the XC3020A, configuration requires 14779 bits for each device, arranged in 197 data frames. An additional 40 bits are used in the header. See Figure 22. The specific data format for each device is produced by the development system and one or more of these files can then be combined and appended to a length count preamble and be transformed into a PROM format file by the development system. A compatibility exception precludes the use of an XC2000-series device as the master for XC3000-series devices if their DONE or RESET are programmed to occur after their outputs become active. The Tie Option defines output levels of unused blocks of a design and connects these to unused routing resources. This prevents indeterminate levels that might produce parasitic supply currents. If unused blocks are not sufficient to complete the tie, the user can indicate nets which must not




Figure 22: Configuration and Start-up of One or More FPGAs.



be used to drive the remaining unused routing, as that might affect timing of user nets. Tie can be omitted for quick breadboard iterations where a few additional milliamps of lcc are acceptable.

The configuration bitstream begins with eight High preamble bits, a 4-bit preamble code and a 24-bit length count. When configuration is initiated, a counter in the FPGA is set to zero and begins to count the total number of configuration clock cycles applied to the device. As each configuration data frame is supplied to the device, it is internally assembled into a data word, which is then loaded in parallel into one word of the internal configuration memory array. The configuration loading process is complete when the current length count equals the loaded length count and the required configuration program data frames have been written. Internal user flip-flops are held Reset during configuration.

Two user-programmable pins are defined in the unconfigured Field Programmable Gate Array. High During Configuration (HDC) and Low During Configuration (LDC) as well as DONE/PROG may be used as external control signals during configuration. In Master mode configurations it is convenient to use LDC as an active-Low EPROM Chip Enable. After the last configuration data bit is loaded and the length count compares, the user I/O pins become active. Options allow timing choices of one clock earlier or later for the timing of the end of the internal logic RESET and the assertion of the DONE signal. The open-drain DONE/PROG output can be AND-tied with multiple devices and used as an active-High READY, an active-Low PROM enable or a RESET to other portions of the system. The state diagram of Figure 20 illustrates the configuration process.

# **Configuration Modes**

#### Master Mode

In Master mode, the FPGA automatically loads configuration data from an external memory device. There are three Master modes that use the internal timing source to supply the configuration clock (CCLK) to time the incoming data. Master Serial mode uses serial configuration data supplied to Data-in (DIN) from a synchronous serial source such as the Xilinx Serial Configuration PROM shown in Figure 23. Master Parallel Low and High modes automatically use parallel data supplied to the D0-D7 pins in response to the 16-bit address generated by the FPGA. Figure 25 shows an example of the parallel Master mode connections required. The HEX starting address is 0000 and increments for Master Low mode and it is FFFF and decrements for Master High mode. These two modes provide address compatibility with microprocessors which begin execution from opposite ends of memory.

#### Peripheral Mode

Peripheral mode provides a simplified interface through which the device may be loaded byte-wide, as a processor peripheral. Figure 27 shows the peripheral mode connections. Processor write cycles are decoded from the common assertion of the active low Write Strobe (WS), and two active low and one active high Chip Selects (CSO, CS1, CS2). The FPGA generates a configuration clock from the internal timing generator and serializes the parallel input data for internal framing or for succeeding slaves on Data Out (DOUT). A output High on READY/BUSY pin indicates the completion of loading for each byte when the input register is ready for a new byte. As with Master modes, Peripheral mode may also be used as a lead device for a daisy-chain of slave devices.

#### Slave Serial Mode

Slave Serial mode provides a simple interface for loading the Field Programmable Gate Array configuration as shown in Figure 29. Serial data is supplied in conjunction with a synchronizing input clock. Most Slave mode applications are in daisy-chain configurations in which the data input is driven from the previous FPGA's data out, while the clock is supplied by a lead device in Master or Peripheral mode. Data may also be supplied by a processor or other special circuits.

# **Daisy Chain**

The development system is used to create a composite configuration for selected FPGAs including: a preamble, a length count for the total bitstream, multiple concatenated data programs and a postamble plus an additional fill bit per device in the serial chain. After loading and passing-on the preamble and length count to a possible daisy-chain, a lead device will load its configuration data frames while providing a High DOUT to possible down-stream devices as shown in Figure 25. Loading continues while the lead device has received its configuration program and the current length count has not reached the full value. The additional data is passed through the lead device and appears on the Data Out (DOUT) pin in serial form. The lead device also generates the Configuration Clock (CCLK) to synchronize the serial output data and data in of down-stream FPGAs. Data is read in on DIN of slave devices by the positive edge of CCLK and shifted out the DOUT on the negative edge of CCLK. A parallel Master mode device uses its internal timing generator to produce an internal CCLK of 8 times its EPROM address rate, while a Peripheral mode device produces a burst of 8 CCLKs for each chip select and write-strobe cycle. The internal timing generator continues to operate for general timing and synchronization of inputs in all modes.



# **Special Configuration Functions**

The configuration data includes control over several special functions in addition to the normal user logic functions and interconnect.

- Input thresholds
- Readback disable
- DONE pull-up resistor
- DONE timing
- RESET timing
- · Oscillator frequency divided by two

Each of these functions is controlled by configuration data bits which are selected as part of the normal development system bitstream generation process.

## Input Thresholds

Prior to the completion of configuration all FPGA input thresholds are TTL compatible. Upon completion of configuration, the input thresholds become either TTL or CMOS compatible as programmed. The use of the TTL threshold option requires some additional supply current for threshold shifting. The exception is the threshold of the PWRDWN input and direct clocks which always have a CMOS input. Prior to the completion of configuration the user I/O pins each have a high impedance pull-up. The configuration program can be used to enable the IOB pull-up resistors in the Operational mode to act either as an input load or to avoid a floating input on an otherwise unused pin.

#### Readback

The contents of a Field Programmable Gate Array may be read back if it has been programmed with a bitstream in which the Readback option has been enabled. Readback may be used for verification of configuration and as a method of determining the state of internal logic nodes during debugging. There are three options in generating the configuration bitstream.

- "Never" inhibits the Readback capability.
- "One-time," inhibits Readback after one Readback has been executed to verify the configuration.
- · "On-command" allows unrestricted use of Readback.

Readback is accomplished without the use of any of the user I/O pins; only M0, M1 and CCLK are used. The initiation of Readback is produced by a Low to High transition of the M0/RTRIG (Read Trigger) pin. The CCLK input must then be driven by external logic to read back the configuration data. The first three Low-to-High CCLK transitions clock out dummy data. The subsequent Low-to-High CCLK transitions shift the data frame information out on the M1/RDATA (Read Data) pin. Note that the logic polarity is always inverted, a zero in configuration becomes a one in Readback, and vice versa. Note also that each Readback frame has one Start bit (read back as a one) but, unlike in

configuration, each Readback frame has only one Stop bit (read back as a zero). The third leading dummy bit mentioned above can be considered the Start bit of the first frame. All data frames must be read back to complete the process and return the Mode Select and CCLK pins to their normal functions.

Readback data includes the current state of each CLB flip-flop, each input flip-flop or latch, and each device pad. These data are imbedded into unused configuration bit positions during Readback. This state information is used by the development system In-Circuit Verifier to provide visibility into the internal operation of the logic while the system is operating. To readback a uniform time-sample of all storage elements, it may be necessary to inhibit the system clock.

#### Reprogram

To initiate a re-programming cycle, the dual-function pin DONE/PROG must be given a High-to-Low transition. To reduce sensitivity to noise, the input signal is filtered for two cycles of the FPGA internal timing generator. When reprogram begins, the user-programmable I/O output buffers are disabled and high-impedance pull-ups are provided for the package pins. The device returns to the Clear state and clears the configuration memory before it indicates 'initialized'. Since this Clear operation uses chip-individual internal timing, the master might complete the Clear operation and then start configuration before the slave has completed the Clear operation. To avoid this problem, the slave INIT pins must be AND-wired and used to force a RESET on the master (see Figure 25). Reprogram control is often implemented using an external open-collector driver which pulls DONE/PROG Low. Once a stable request is recognized, the DONE/PROG pin is held Low until the new configuration has been completed. Even if the re-program request is externally held Low beyond the configuration period, the FPGA will begin operation upon completion of configuration.

# **DONE Pull-up**

DONE/PROG is an open-drain I/O pin that indicates the FPGA is in the operational state. An optional internal pull-up resistor can be enabled by the user of the development system. The DONE/PROG pins of multiple FPGAs in a daisy-chain may be connected together to indicate all are DONE or to direct them all to reprogram.

## **DONE Timing**

The timing of the DONE status signal can be controlled by a selection to occur either a CCLK cycle before, or after, the outputs going active. See Figure 22. This facilitates control of external functions such as a PROM enable or holding a system in a wait state.



#### **RESET Timing**

As with DONE timing, the timing of the release of the internal reset can be controlled to occur either a CCLK cycle before, or after, the outputs going active. See Figure 22. This reset keeps all user programmable flip-flops and latches in a zero state during configuration.

## Crystal Oscillator Division

A selection allows the user to incorporate a dedicated divide-by-two flip-flop between the crystal oscillator and the alternate clock line. This guarantees a symmetrical clock signal. Although the frequency stability of a crystal oscillator is very good, the symmetry of its waveform can be affected by bias or feedback drive.

#### Bitstream Error Checking

**Bitstream error checking** protects against erroneous configuration.

Each Xilinx FPGA bitstream consists of a 40-bit preamble, followed by a device-specific number of data frames. The number of bits per frame is also device-specific; however, each frame ends with three stop bits (111) followed by a start bit for the next frame (0).

All devices in all XC3000 families start reading in a new frame when they find the first 0 after the end of the previous frame. An original XC3000 device does not check for the correct stop bits, but XC3000A, XC3100A, XC3000L, and XC3100L devices check that the last three bits of any frame are actually 111.

Under normal circumstances, all these FPGAs behave the same way; however, if the bitstream is corrupted, an XC3000 device will always start a new frame as soon as it finds the first 0 after the end of the previous frame, even if the data is completely wrong or out-of-sync. Given sufficient zeros in the data stream, the device will also go Done,

but with incorrect configuration and the possibility of internal contention.

An XC3000A/XC3100A/XC3000L/XC3100L device starts any new frame only if the three preceding bits are all ones. If this check fails, it pulls  $\overline{\text{INIT}}$  Low and stops the internal configuration, although the Master CCLK keeps running. The user must then start a new configuration by applying a >6  $\mu$ s Low level on RESET.

This simple check does not protect against random bit errors, but it offers almost 100 percent protection against erroneous configuration files, defective configuration data sources, synchronization errors between configuration source and FPGA, or PC-board level defects, such as broken lines or solder-bridges.

#### Reset Spike Protection

A separate modification slows down the RESET input before configuration by using a two-stage shift register driven from the internal clock. It tolerates submicrosecond High spikes on RESET before configuration. The XC3000 master can be connected like an XC4000 master, but with its RESET input used instead of INIT. (On XC3000, INIT is output only).

#### Soft Start-up

After configuration, the outputs of all FPGAs in a daisy-chain become active simultaneously, as a result of the same CCLK edge. In the original XC3000/3100 devices, each output becomes active in either fast or slew-rate limited mode, depending on the way it is configured. This can lead to large ground-bounce signals. In XC3000A, XC3000L, XC3100A, and XC3100L devices, all outputs become active first in slew-rate limited mode, reducing the ground bounce. After this soft start-up, each individual output slew rate is again controlled by the respective configuration bit.



# **Configuration Timing**

This section describes the configuration modes in detail.

#### **Master Serial Mode**

In Master Serial mode, the CCLK output of the lead FPGA drives a Xilinx Serial PROM that feeds the DIN input. Each rising edge of the CCLK output increments the Serial PROM internal address counter. This puts the next data bit on the SPROM data output, connected to the DIN pin. The lead FPGA accepts this data on the subsequent rising CCLK edge.

The lead FPGA then presents the preamble data (and all data that overflows the lead device) on its DOUT pin. There is an internal delay of 1.5 CCLK periods, which means that

DOUT changes on the falling CCLK edge, and the next device in the daisy-chain accepts data on the subsequent rising CCLK edge.

The SPROM <u>CE</u> input can be driven from either <u>LDC</u> or DONE. Using <u>LDC</u> avoids potential contention on the DIN pin, if this pin is configured as user-I/O, but <u>LDC</u> is then restricted to be a permanently High user output. Using DONE also avoids contention on DIN, provided the early DONE option is invoked.





Figure 23: Master Serial Mode Circuit Diagram





	Description		Symbol	Min	Max	Units
CCLK	Data In setup	1	T <sub>DSCK</sub>	60		ns
CCLK	Data In hold	2	C <sub>KDS</sub>	0		ns

- Notes: 1. At power-up,  $V_{CC}$  must rise from 2.0 V to  $V_{CC}$  min in less than 25 ms. If this is not possible, configuration can be delayed by holding RESET Low until  $V_{CC}$  has reached 4.0 V (2.5 V for the XC3000L). A very long  $V_{CC}$  rise time of >100 ms, or a non-monotonically rising  $V_{CC}$  may require >6- $\mu$ s High level on RESET, followed by a >6- $\mu$ s Low level on RESET and D/P after VCC has reached 4.0 V (2.5 V for the  $\frac{\text{XC3000}\text{L}}{\text{C}}$ ).
  - 2. Configuration can be controlled by holding RESET Low with or until after the INIT of all daisy-chain slave-mode devices is High.
  - 3. Master-serial-mode timing is based on slave-mode testing.

Figure 24: Master Serial Mode Programming Switching Characteristics



#### **Master Parallel Mode**

In Master Parallel mode, the lead FPGA directly addresses an industry-standard byte-wide EPROM and accepts eight data bits right before incrementing (or decrementing) the address outputs.

The eight data bits are serialized in the lead FPGA, which then presents the preamble data (and all data that overflows the lead device) on the DOUT pin. There is an internal delay of 1.5 CCLK periods, after the rising CCLK edge that accepts a byte of data, and also changes the EPROM address, until the falling CCLK edge that makes the LSB (D0) of this byte appear at DOUT. This means that DOUT changes on the falling CCLK edge, and the next device in the daisy chain accepts data on the subsequent rising CCLK edge.





Figure 25: Master Parallel Mode Circuit Diagram





	Description		Symbol	Min	Max	Units
	To address valid	1	T <sub>RAC</sub>	0	200	ns
	To data setup	2	T <sub>DRC</sub>	60		ns
RCLK	To data hold	3	T <sub>RCD</sub>	0		ns
	RCLK High		T <sub>RCH</sub>	600		ns
	RCLK Low		T <sub>RCL</sub>	4.0		μs

Notes: 1. At power-up, V<sub>CC</sub> must rise from 2.0 V to V<sub>CC</sub> min in less than 25 ms. If this is not possible, configuration can be delayed by holding RESET Low until VCC has reached 4.0 V (2.5 V for the <u>XC3000</u>L). A very long V<sub>CC</sub> rise time of >1<u>00 ms</u>, or a non-monotonically rising V<sub>CC</sub> may require a >6-μs High level on RESET, followed by a >6-μs Low level on RESET and D/P after V<sub>CC</sub> has reached 4.0 V (2.5 V for the <u>XC3000</u>L).

2. Configuration can be controlled by holding RESET Low with or until after the INIT of all daisy-chain slave-mode devices is

High.

This timing diagram shows that the EPROM requirements are extremely relaxed: EPROM access time can be longer than 4000 ns. EPROM data output has no hold time requirements.

Figure 26: Master Parallel Mode Programming Switching Characteristics



## **Peripheral Mode**

Peripheral mode uses the trailing edge of the logic AND condition of the CSO, CS1, CS2, and WS inputs to accept byte-wide data from a microprocessor bus. In the lead FPGA, this data is loaded into a double-buffered UART-like parallel-to-serial converter and is serially shifted into the internal logic. The lead FPGA presents the preamble data (and all data that overflows the lead device) on the DOUT pin.

The Ready/Busy output from the lead device <u>acts</u> as a handshake signal to the microprocessor. RDY/BUSY goes Low when a byte has been received, and goes High again

when the byte-wide input buffer has transferred its information into the shift register, and the buffer is ready to receive new data. The length of the BUSY signal depends on the activity in the UART. If the shift register had been empty when the new byte was received, the BUSY signal lasts for only two CCLK periods. If the shift register was still full when the new byte was received, the BUSY signal can be as long as nine CCLK periods.

Note that after the last byte has been entered, only seven of its bits are shifted out. CCLK remains High with DOUT equal to bit 6 (the next-to-last bit) of the last byte entered.





Figure 27: Peripheral Mode Circuit Diagram





	Description		Symbol	Min	Max	Units
	Effective Write time required (Assertion of CS0, CS1, CS2, WS)	1	T <sub>CA</sub>	100		ns
WRITE	DIN Setup time required	2	T <sub>DC</sub>	60		ns
WKIIE	DIN Hold time required	3	T <sub>CD</sub>	0		ns
	RDY/BUSY delay after end of WS	4	T <sub>WTRB</sub>		60	ns
	Earliest next WS after end of BUSY	5	T <sub>RBWT</sub>	0		ns
RDY	BUSY Low time generated	6	T <sub>BUSY</sub>	2.5	9	CCLK periods

- Notes: 1. At power-up, V<sub>CC</sub> must rise from 2.0 V to V<sub>CC</sub> min in less than 25 ms. If this is not possible, configuration can be delayed by holding RESET Low until V<sub>CC</sub> has reached 4.0 V (2.5 V for the X<u>C3000L</u>). A very long V<sub>CC</sub> rise time of >10<u>0 ms, or</u> a non-monotonically rising  $V_{CC}$  may require a >6- $\mu$ s High level on RESET, followed by a >6- $\mu$ s Low level on RESET and D/P after  $V_{CC}$  has reached 4.0 V (2.5 V for the XC3000L).
  - 2. Configuration must be delayed until the INIT of all FPGAs is High.
  - 3. Time from end of WS to CCLK cycle for the new byte of data depends on completion of previous byte processing and the phase of the internal timing generator for CCLK.
  - 4. CCLK and DOUT timing is tested in slave mode.
  - 5. T<sub>BUSY</sub> indicates that the double-buffered parallel-to-serial converter is not yet ready to receive new data. The shortest T<sub>BUSY</sub> occurs when a byte is loaded into an empty parallel-to-serial converter. The longest TBUSY occurs when a new word is loaded into the input register before the second-level buffer has started shifting out data.

Note: This timing diagram shows very relaxed requirements: Data need not be held beyond the rising edge of WS. BUSY will go active within 60 ns after the end of WS. BUSY will stay active for several microseconds. WS may be asserted immediately after the end of BUSY.

Figure 28: Peripheral Mode Programming Switching Characteristics



#### **Slave Serial Mode**

In Slave Serial mode, an external signal drives the CCLK input(s) of the FPGA(s). The serial configuration bitstream must be available at the DIN input of the lead FPGA a short set-up time before each rising CCLK edge. The lead device then presents the preamble data (and all data that over-

flows the lead device) on its DOUT pin. There is an internal delay of 0.5 CCLK periods, which means that DOUT changes on the falling CCLK edge, and the next device in the daisy-chain accepts data on the subsequent rising CCLK edge.





Figure 29: Slave Serial Mode Circuit Diagram





	Description		Symbol		Max	Units
	To DOUT	3	T <sub>CCO</sub>		100	ns
00114	DIN setup	1	T <sub>DCC</sub>	60		ns
CCLK	DIN hold	2	CCD	0		ns
	High time	4	I CCH	0.05		μs
	Low time (Note 1)	5	T <sub>CCL</sub>	0.05	5.0	μs
	Frequency		F <sub>CC</sub>		10	MHz

Notes: 1. The max limit of CCLK Low time is caus<u>ed by</u> dynamic circuitry inside the FPGA.


2. Configuration must be delayed until the INIT of all FPGAs is High.

Figure 30: Slave Serial Mode Programming Switching Characteristics

At power-up, V<sub>CC</sub> must rise from 2.0 V to V<sub>CC</sub> min in less than 25 ms. If this is not possible, configuration can be delayed by holding RESET Low until VCC has reached 4.0 V (2.5 V for the XC3000L). A very long V<sub>CC</sub> rise time of >100 ms, or a non-monotonically rising V<sub>CC</sub> may require a >6-μs High level on RESET, followed by a >6-μs Low level on RESET and D/P after V<sub>CC</sub> has reached 4.0 V (2.5 V for the XC3000L).



# **Program Readback Switching Characteristics**




	Description		Symbol	Min	Max	Units
RTRIG	RTRIG High	1	T <sub>RTH</sub>	250		ns
	RTRIG setup	2	T <sub>RTCC</sub>	200		ns
CCLK	RDATA delay	3	T <sub>CCRD</sub>		100	ns
COLIN	High time	4	T <sub>CCHR</sub>	0.5		μs
	Low time	5	T <sub>CCLR</sub>	0.5	5	μs

- Notes: 1. During Readback, CCLK frequency may not exceed 1 MHz.
  2. RETRIG (M0 positive transition) shall not be done until after one clock following active I/O pins.
  - Readback should not be initiated until configuration is complete.
     T<sub>CCLR</sub> is 5 μs min to 15 μs max for XC3000L.



# **General XC3000 Series Switching Characteristics**



	Description		Symbol	Min	Max	Units
	M0, M1, M2 setup time required	2	T <sub>MR</sub>	1		μs
RESET (2)	M0, M1, M2 hold time required	3	T <sub>RM</sub>	4.5		μs
	RESET Width (Low) req. for Abort	4	T <sub>MRW</sub>	6		μs
DONE/PROG	Width (Low) required for Re-config.	5	T <sub>PGW</sub>	6		μs
DONE/PROG	INIT response after D/P is pulled Low	6	T <sub>PGI</sub>		7	μs
PWRDWN (3)	Power Down V <sub>CC</sub>		V <sub>CCPD</sub>	2.3		V

At power-up, V<sub>CC</sub> must rise from 2.0 V to V<sub>CC</sub> min in less than 25 ms. If this is not possible, configuration can be delayed by holding RESET Low until Vcc has reached 4.0 V (2.5 V for XC3000L). A very long Vcc rise time of >100 ms, or a non-monotonically rising V<sub>CC</sub> may require a >1-μs High level on RESET, followed by a >6-μs Low level on RESET and D/P after Vcc has reached 4.0 V (2.5 V for XC3000L).
 RESET timing relative to valid mode lines (M0, M1, M2) is relevant when RESET is used to delay configuration. The

specified hold time is caused by a shift-register filter slowing down the response to RESET during configuration. 3. PWRDWN transitions must occur while  $V_{CC}$  >4.0 V(2.5 V for XC3000L).



# **Device Performance**

The XC3000 families of FPGAs can achieve very high performance. This is the result of

- A sub-micron manufacturing process, developed and continuously being enhanced for the production of state-of-the-art CMOS SRAMs.
- Careful optimization of transistor geometries, circuit design, and lay-out, based on years of experience with the XC3000 family.
- A look-up table based, coarse-grained architecture that can collapse multiple-layer combinatorial logic into a single function generator. One CLB can implement up to four layers of conventional logic in as little as 1.5 ns.

Actual system performance is determined by the timing of critical paths, including the delay through the combinatorial and sequential logic elements within CLBs and IOBs, plus the delay in the interconnect routing. The AC-timing specifications state the worst-case timing parameters for the various logic resources available in the XC3000-families architecture. Figure 31 shows a variety of elements involved in determining system performance.


Logic block performance is expressed as the propagation time from the interconnect point at the input to the block to the output of the block in the interconnect area. Since combinatorial logic is implemented with a memory lookup table within a CLB, the combinatorial delay through the CLB, called  $T_{\rm ILO}$ , is always the same, regardless of the function being implemented. For the combinatorial logic function driving the data input of the storage element, the critical timing is data set-up relative to the clock edge provided to the flip-flop element. The delay from the clock source to the output of the logic block is critical in the timing signals pro-

duced by storage elements. Loading of a logic-block output is limited only by the resulting propagation delay of the larger interconnect network. Speed performance of the logic block is a function of supply voltage and temperature. See Figure 32.

Interconnect performance depends on the routing resources used to implement the signal path. Direct interconnects to the neighboring CLB provide an extremely fast path. Local interconnects go through switch matrices (magic boxes) and suffer an RC delay, equal to the resistance of the pass transistor multiplied by the capacitance of the driven metal line. Longlines carry the signal across the length or breadth of the chip with only one access delay. Generous on-chip signal buffering makes performance relatively insensitive to signal fan-out; increasing fan-out from 1 to 8 changes the CLB delay by only 10%. Clocks can be distributed with two low-skew clock distribution networks.

The tools in the Development System used to place and route a design in an XC3000 FPGA automatically calculate the actual maximum worst-case delays along each signal path. This timing information can be back-annotated to the design's netlist for use in timing simulation or examined with, a static timing analyzer.

Actual system performance is applications dependent. The maximum clock rate that can be used in a system is determined by the critical path delays within that system. These delays are combinations of incremental logic and routing delays, and vary from design to design. In a synchronous system, the maximum clock rate depends on the number of combinatorial logic layers between re-synchronizing flip-flops. Figure 33 shows the achievable clock rate as a function of the number of CLB layers.



**Figure 31: Primary Block Speed Factors.** Actual timing is a function of various block factors combined with routing factors. Overall performance can be evaluated with the timing calculator or by an optional simulation.




Figure 32: Relative Delay as a Function of Temperature, Supply Voltage and Processing Variations




Figure 33: Clock Rate as a Function of Logic Complexity (Number of Combinational Levels between Flip-Flops)

# **Power**

#### **Power Distribution**

Power for the FPGA is distributed through a grid to achieve high noise immunity and isolation between logic and I/O. Inside the FPGA, a dedicated  $V_{CC}$  and ground ring surrounding the logic array provides power to the I/O drivers. An independent matrix of  $V_{CC}$  and groundlines supplies the interior logic of the device. This power distribution grid provides a stable supply and ground for all internal logic, providing the external package power pins are all connected and appropriately decoupled. Typically a 0.1- $\mu F$  capacitor connected near the  $V_{CC}$  and ground pins will provide adequate decoupling.

Output buffers capable of driving the specified 4- or 8-mA loads under worst-case conditions may be capable of driving as much as 25 to 30 times that current in a best case. Noise can be reduced by minimizing external load capacitance and reducing simultaneous output transitions in the same direction. It may also be beneficial to locate heavily loaded output buffers near the ground pads. The I/O Block output buffers have a slew-limited mode which should be used where output rise and fall times are not speed critical. Slew-limited outputs maintain their dc drive capability, but generate less external reflections and internal noise.



## **Dynamic Power Consumption**

	XC3042A	XC3042L	XC3142A	
One CLB driving three local interconnects	0.25	0.17	0.25	mW per MHz
One global clock buffer and clock line	2.25	1.40	1.70	mW per MHz
One device output with a 50 pF load	1.25	1.25	1.25	mW per MHz

# **Power Consumption**

The Field Programmable Gate Array exhibits the low power consumption characteristic of CMOS ICs. For any design, the configuration option of TTL chip input threshold requires power for the threshold reference. The power required by the static memory cells that hold the configuration data is very low and may be maintained in a power-down mode.

Typically, most of power dissipation is produced by external capacitive loads on the output buffers. This load and frequency dependent power is 25  $\mu$ W/pF/MHz per output. Another component of I/O power is the external dc loading on all output pins.

Internal power dissipation is a function of the number and size of the nodes, and the frequency at which they change. In an FPGA, the fraction of nodes changing on a given clock is typically low (10-20%). For example, in a long binary counter, the total activity of all counter flip-flops is equivalent to that of only two CLB outputs toggling at the clock frequency. Typical global clock-buffer power is between 2.0 mW/MHz for the XC3020A and 3.5 mW/MHz for the XC3090A. The internal capacitive load is more a function of interconnect than fan-out. With a typical load of three general interconnect segments, each CLB output requires about 0.25 mW per MHz of its output frequency.

Because the control storage of the FPGA is CMOS static memory, its cells require a very low standby current for data retention. In some systems, this low data retention current characteristic can be used as a method of preserving configurations in the event of a primary power loss. The FPGA

has built in powerdown logic which, when activated, will disable normal operation of the device and retain only the configuration data. All internal operation is suspended and output buffers are placed in their high-impedance state with no pull-ups. Different from the XC3000 family which can be powered down to a current consumption of a few microamps, the XC3100A draws 5 mA, even in power-down. This makes power-down operation less meaningful. In contrast,  $I_{CCPD}$  for the XC3000L is only 10  $\mu$ A.

To force the FPGA into the Powerdown state, the user must pull the  $\overline{PWRDWN}$  pin Low and continue to supply a retention voltage to the  $V_{CC}$  pins. When normal power is restored,  $V_{CC}$  is elevated to its normal operating voltage and  $\overline{PWRDWN}$  is returned to a High. The FPGA resumes operation with the same internal sequence that occurs at the conclusion of configuration. Internal-I/O and logic-block storage elements will be reset, the outputs will become enabled and the  $\overline{DONE/PROG}$  pin will be released.

When  $V_{CC}$  is shut down or disconnected, some power might unintentionally be supplied from an incoming signal driving an I/O pin. The conventional electrostatic input protection is implemented with diodes to the supply and ground. A positive voltage applied to an input (or output) will cause the positive protection diode to conduct and drive the  $V_{CC}$  connection. This condition can produce invalid power conditions and should be avoided. A large series resistor might be used to limit the current or a bipolar buffer may be used to isolate the input signal.



# **Pin Descriptions**

## **Permanently Dedicated Pins**

#### V<sub>CC</sub>

Two to eight (depending on package type) connections to the positive V supply voltage. All must be connected.

#### GND

Two to eight (depending on package type) connections to ground. All must be connected.

#### **PWRDWN**

A Low on this CMOS-compatible input stops all internal activity, but retains configuration. All flip-flops and latches are reset, all outputs are 3-stated, and all inputs are interpreted as High, independent of their actual level. When PWDWN returns High, the FPGA becomes operational with DONE Low for two cycles of the internal 1-MHz clock. Before and during configuration, PWRDWN must be High. If not used,  $\overline{\rm PWRDWN}$  must be tied to  $V_{\rm CC}$ .

#### RESET

This is an active Low input which has three functions.

Prior to the start of configuration, a Low input will delay the start of the configuration process. An internal circuit senses the application of power and <u>begins</u> a minimal time-out cycle. When the time-out and <u>RESET</u> are complete, the levels of the M lines are sampled and configuration begins.

If RESET is asserted during a configuration, the FPGA is re-initialized and restarts the configuration at the termination of RESET.

If RESET is asserted after configuration is complete, it provides a global asynchronous RESET of all IOB and CLB storage elements of the FPGA.

#### **CCLK**

During configuration, Configuration Clock is an output of an FPGA in Master mode or Peripheral mode, but an input in Slave mode. During Readback, CCLK is a clock input for shifting configuration data out of the FPGA.

CCLK drives dynamic circuitry inside the FPGA. The Low time may, therefore, not exceed a few microseconds. When used as an input, CCLK must be "parked High". An internal pull-up resistor maintains High when the pin is not being driven.

# DONE/PROG (D/P)

DONE is an open-drain output, configurable with or without an internal pull-up resistor of 2 to 8 k  $\Omega$ . At the completion of configuration, the FPGA circuitry becomes active in a synchronous order; DONE is programmed to go active High one cycle either before or after the outputs go active.

Once configuration is done, a High-to-Low transition of this pin will cause an initialization of the FPGA and start a reconfiguration.

#### M0/RTRIG

As Mode 0, this input is sampled on power-on to determine the power-on delay (2<sup>14</sup> cycles if M0 is High, 2<sup>16</sup> cycles if M0 is Low). Before the start of configuration, this input is again sampled together with M1, M2 to determine the configuration mode to be used.

A Low-to-High input transition, after configuration is complete, acts as a Read Trigger and initiates a Readback of configuration and storage-element data clocked by CCLK. By selecting the appropriate Readback option when generating the bitstream, this operation may be limited to a single Readback, or be inhibited altogether.

#### M1/RDATA

As Mode 1, this input and M0, M2 are sampled before the start of configuration to establish the configuration mode to be used. If Readback is never used, M1 can be tied directly to ground or  $V_{CC}.$  If Readback is ever used, M1 must use a 5-k $\Omega$  resistor to ground or  $V_{CC},$  to accommodate the RDATA output.

As an active-Low Read Data, after configuration is complete, this pin is the output of the Readback data.

# User I/O Pins That Can Have Special Functions

#### M2

During configuration, this input has a weak pull-up resistor. Together with M0 and M1, it is sampled before the start of configuration to establish the configuration mode to be used. After configuration, this pin is a user-programmable I/O pin.

#### HDC

During configuration, this output is held at a High level to indicate that configuration is not yet complete. After configuration, this pin is a user-programmable I/O pin.

#### LDC

During Configuration, this output is held at a Low level to indicate that the configuration is not yet complete. After configuration, this pin is a user-programmable I/O pin. LDC is particularly useful in Master mode as a Low enable for an EPROM, but it must then be programmed as a High after configuration.

#### INIT

This is an active Low open-drain output with a weak pull-up and is held Low during the power stabilization and internal clearing of the configuration memory. It can be used to indicate status to a configuring microprocessor or, as a wired



AND of several slave mode devices, a hold-off signal for a master mode device. After configuration this pin becomes a user-programmable I/O pin.

#### **BCLKIN**

This is a direct CMOS level input to the alternate clock buffer (Auxiliary Buffer) in the lower right corner.

#### XTL<sub>1</sub>

This user I/O pin can be used to operate as the output of an amplifier driving an external crystal and bias circuitry.

#### XTL<sub>2</sub>

This user I/O pin can be used as the input of an amplifier connected to an external crystal and bias circuitry. The I/O Block is left unconfigured. The oscillator configuration is activated by routing a net from the oscillator buffer symbol output and by the MakeBits program.

### CS0, CS1, CS2, WS

These four inputs represent a set of signals, three active Low and one active High, that are used to control configuration-data entry in the Peripheral mode. Simultaneous assertion of all four inputs generates a Write to the internal data buffer. The removal of any assertion clocks in the D0-D7 data. In Master-Parallel mode, WS and CS2 are the A0 and A1 outputs. After configuration, these pins are user-programmable I/O pins.

### RDY/BUSY

During Peripheral Parallel mode configuration this pin indicates when the chip is ready for another byte of data to be written to it. After configuration is complete, this pin becomes a user-programmed I/O pin.

#### **RCLK**

During Master Parallel mode configuration, each change on the A0-15 outputs is preceded by a rising edge on RCLK, a redundant output signal. After configuration is complete, this pin becomes a user-programmed I/O pin.

#### D0-D7

This set of eight pins represents the parallel configuration byte for the parallel Master and Peripheral modes. After configuration is complete, they are user-programmed I/O pins.

#### A0-A15

During Master Parallel mode, these 16 pins present an address output for a configuration EPROM. After configuration, they are user-programmable I/O pins.

#### DIN

During Slave or Master Serial configuration, this pin is used as a serial-data input. In the Master or Peripheral configuration, this is the Data 0 input. After configuration is complete, this pin becomes a user-programmed I/O pin.

#### **DOUT**

During configuration this pin is used to output serial-configuration data to the DIN pin of a daisy-chained slave. After configuration is complete, this pin becomes a user-programmed I/O pin.

#### **TCLKIN**

This is a direct CMOS-level input to the global clock buffer. This pin can also be configured as a user programmable I/O pin. However, since TCLKIN is the preferred input to the global clock net, and the global clock net should be used as the primary clock source, this pin is usually the clock input to the chip.

#### **Unrestricted User I/O Pins**

#### I/O

An I/O pin may be programmed by the user to be an Input or an Output pin following configuration. All unrestricted I/O pins, plus the special pins mentioned on the following page, have a weak pull-up resistor that becomes active as soon as the device powers up, and stays active until the end of configuration.

**Note:** Before and during configuration, all outputs that are not used for the configuration process are 3-stated with a weak pull-up resistor.



### **Pin Functions During Configuration**

***	****				-		-			**			***	-	2:M1:M0>	ation Mode <m< th=""><th>Configur</th><th></th></m<>	Configur	
	208 PQFP	176 TQFP	175 PGA	160 PQFP	144 TQFP	132 PGA	100 VQFP TQFP	100 PQFP	84 PGA	84 PLCC	68 PLCC	64 VQFP	44 PLCC	MASTER- LOW <1:0:0>	MASTER- HIGH <1:1:0>	PERIPH <1:0:1>	MASTER- SERIAL <0:0:0>	SLAVE SERIAL <1:1:1>
POW DW 3 (1	3	1	B2	159	1	A1	26	29	B2	12	10	17	7	POWER DWN (I)	POWER DWN (I)	POWER DWN (I)	POWER DWN (I)	POWR DWN (I)
48 RDA	48	45	B14	40	36	B13	49	52	J2	31	25	31	16	M1 (LOW) (I)	M1 (HIGH) (I)	M1 (LOW) (I)	M1 (LOW) (I)	M1 (HIGH) (I)
50 RTRI	50	47	B15	42	38	A14	51	54	L1	32	26	32	17	M0 (LOW) (I)	M0 (LOW) (I)	M0 (HIGH) (I)	M0 (LOW) (I)	M0 (HIGH) (I)
56 1/0	56	49	C15	44	40	C13	53	56	K2	33	27	33	18	M2 (HIGH) (I)	M2 (HIGH) (I)	M2 (HIGH) (I)	M2 (LOW) (I)	M2 (HIGH) (I)
57 1/0	57	50	E14	45	41	B14	54	57	K3	34	28	34	19	HDC (HIGH)	HDC (HIGH)	HDC (HIGH)	HDC (HIGH)	HDC (HIGH)
61 1/0	61	54	D16	49	45	D14	56	59	L3	36	30	36	20	LDC (LOW)	LDC (LOW)	LDC (LOW)	LDC (LOW)	LDC (LOW)
77 1/0	77	65	H15	59	53	G14	62	65	K6	42	34	40	22	INIT*	INIT*	INIT*	INIT*	INIT*
79 GN	79	67	J14	61	55	H12	63	66	J6	43	35	41	23	GND	GND	GND	GND	GND
100 XTL2 C	100	85	P15	76	69	M13	73	76	L11	53	43	47	26					
102 RESE	102	87	R15	78	71	P14	75	78	K10	54	44	48	27	RESET (I)	RESET (I)	RESET (I)	RESET (I)	RESET (I)
107 PROGR	107	89	R14	80	73	N13	77	80	J10	55	45	49	28	DONE	DONE	DONE	DONE	DONE
109 1/0	109	90	N13	81	74	M12	78	81	K11	56	46	50		DATA 7 (I)	DATA 7 (I)	DATA 7 (I)		
I10 XTL1 C	110	91	T14	82	75	P13	79	82	J11	57	47	51	30			.,		
115 1/0	115	96	P12	86	78	N11	80	83	H10	58	48	52		DATA 6 (I)	DATA 6 (I)	DATA 6 (I)		
122 1/0	122	102	T11	92	84	M9	84	87	F10	60	49	53		DATA 5 (I)	DATA 5 (I)	DATA 5 (I)		
123 1/0	123	103	R10	93	85	N9	85	88	G10	61	50	54			.,	CS0 (I)		
	128	108	R9	96	88	N8	86	89	G11	62	51	55		DATA 4 (I)	DATA 4 (I)	DATA 4 (I)		
	132	112	P8	102	92	N7	89	92	F11	65	53	57		DATA 3 (I)	DATA 3 (I)	DATA 3 (I)		
	133	113	R8	103	93	P6	90	93	E11	66	54	58		211111111111111111111111111111111111111		CS1 (I)		
	138	118	R7	106	96	M6	91	94	E10	67	55	59		DATA 2 (I)	DATA 2 (I)	DATA 2 (I)		
	145	124	R5	114	102	M5	95	98	D10	70	56	60		DATA 1 (I)	DATA 1 (I)	DATA 1 (I)		
	146	125	P5	115	103	N4	96	99	C11	71	57	61		RCLK	RCLK	RDY/BUSY		
	151	130	R3	119	106	N2	97	100	B11	72	58	62	38	DATA 0 (I)	DATA 0 (I)	DATA 0 (I)	DIN (I)	DIN (I)
	152	131	N4	120	107	M3	98	1	C10	73	59	63	39	DOUT	DOUT	DOUT	DOUT	DOUT
	153	132	R2	121	108	P1	99	2	A11	74	60	64	40	CCLK (O)	CCLK (O)	CCLK (O)	CCLK (O)	CCLK (I)
	161	135	P2	124	111	M2	2	5	B10	75	61	1		A0	A0	WS (I)	OOLIT (O)	COLIT (I)
	162	136	M3	125	112	N1	3	6	B9	76	62	2		A1	A1	CS2 (I)		
	165	140	P1	128	115	L2	5	8	A10	77	63	3		A2	A2	C32 (I)		
	166	141	N1	129	116	L1	6	9	A10	78	64	4		A3	A3			
	172		M1	132		K1	9	12	B6			4		A3 A15	A3 A15			
		146			119					81	65	-						
	173	147	L2	133	120	J2	10	13	B7	82	66	5 6		A4 A14	A4			
	178	150	K2	136	123	H1	11	14	A7	83	67	7			A14			
	179	151	K1	137	124	H2	12	15	C7	84	68			A5	A5			
	184	156	H2	141	128	G2	14	17	A6	2	2	9	<del>                                     </del>	A13	A13			
	185	157	H1	142	129	G1	15	18	A5	3	3	10		A6	A6			
	192	164	F2	147	133	F2	16	19	B5	4	4	11		A12	A12			
	193	165	E1	148	134	E1	17	20	C5	5	5	12		A7	A7			
	199	169	D1	151	137	D1	20	23	A3	8	6	13		A11	A11			
	200	170	C1	152	138	D2	21	24	A2	9	7	14	<u> </u>	A8	A8			
	203	173	E3	155	141	B1	22	25	B3	10	8	15	<u> </u>	A10	A10			
	204	174	C2	156	142	C2	26	26	A1	11	9	16		A9	A9			
All Ot																		
XC3x20								X	Х	X	X							
XC3x30							Х	Х	Х	Х	Х	Х	Х					
XC3x42					Х	Χ	Х	Х	Х	Х			L					
XC3x64					Х	Χ				X**								
	Х	Х	Х	Х	Χ					X**								
X XC31	X		Х	Х						X**								Notes:

Generic I/O pins are not shown.

For a detailed description of the configuration modes, see page 25 through page 34.

For pinout details, see page 65 through page 76. Represents a weak pull-up before and during configuration.

\* INIT is an open drain output during configuration.

Represents an input.

Pin assignment for the XC3064A/XC3090A and XC3195A differ from those shown.

\*\*\* Peripheral mode and master parallel mode are not supported in the PC44 package.

Pin assignments for the XC3195A PQ208 differ from those shown.

Pin assignments of PGA Footprint PLCC sockets and PGA packages are not identical.

The information on this page is provided as a convenient summary. For detailed pin descriptions, see the preceding two pages.

Note: Before and during configuration, all outputs that are not used for the configuration process are 3-stated with a weak pull-up resistor.



# **XC3000A Switching Characteristics**

Xilinx maintains test specifications for each product as controlled documents. To insure the use of the most recently released device performance parameters, please request a copy of the current test-specification revision.

# **XC3000A Operating Conditions**

Symbol	Description	Min	Max	Units
V <sub>CC</sub>	Supply voltage relative to GND Commercial 0°C to +85°C junction	4.75	5.25	V
	Supply voltage relative to GND Industrial -40°C to +100°C junction	4.5	5.5	V
V <sub>IHT</sub>	High-level input voltage — TTL configuration	2.0	V <sub>CC</sub>	V
V <sub>ILT</sub>	Low-level input voltage — TTL configuration	0	0.8	V
$V_{IHC}$	High-level input voltage — CMOS configuration	70%	100%	$V_{CC}$
$V_{ILC}$	Low-level input voltage — CMOS configuration	0	20%	V <sub>CC</sub>
T <sub>IN</sub>	Input signal transition time		250	ns

Note: At junction temperatures above those listed as Operating Conditions, all delay parameters increase by 0.3% per °C.

# **XC3000A DC Characteristics Over Operating Conditions**

Symbol	Description		Min	Max	Units
V <sub>OH</sub>	High-level output voltage (@ I <sub>OH</sub> = -4.0 mA, V <sub>CC</sub> min)	Commercial	3.86		V
V <sub>OL</sub>	Low-level output voltage (@ I <sub>OL</sub> = 4.0 mA, V <sub>CC</sub> min)	Commercial		0.40	V
V <sub>OH</sub>	High-level output voltage (@ I <sub>OH</sub> = -4.0 mA, V <sub>CC</sub> min)	Industrial	3.76		V
V <sub>OL</sub>	Low-level output voltage (@ I <sub>OL</sub> = 4.0 mA, V <sub>CC</sub> min)	Industrial		0.40	V
V <sub>CCPD</sub>	Power-down supply voltage (PWRDWN must be Low)	"	2.30		V
I <sub>CCPD</sub>	Power-down supply current				
	(V <sub>CC(MAX)</sub> @ T <sub>MAX</sub> )	3020A		100	μΑ
		3030A		160	μΑ
		3042A		240	μΑ
		3064A		340	μΑ
		3090A		500	μΑ
	Quiescent FPGA supply current in addition to I <sub>CCPD</sub>				
$I_{CCO}$	Chip thresholds programmed as CMOS levels			500	μΑ
	Chip thresholds programmed as TTL levels			10	μΑ
I <sub>IL</sub>	Input Leakage Current		-10	+10	μΑ
	Input capacitance, all packages except PGA175				
	(sample tested)				
	All Pins except XTL1 and XTL2			10	pF
C <sub>IN</sub>	XTL1 and XTL2			15	pF
CIN	Input capacitance, PGA 175				
	(sample tested)				
	All Pins except XTL1 and XTL2			16	pF
	XTL1 and XTL2			20	pF
I <sub>RIN</sub>	Pad pull-up (when selected) @ V <sub>IN</sub> = 0 V <sup>3</sup>		0.02	0.17	mA
I <sub>RLL</sub>	Horizontal Longline pull-up (when selected) @ logic Low			3.4	mA

Notes: 1. With no output current loads, no active input or Longline pull-up resistors, all package pins at V<sub>CC</sub> or GND, and the FPGA device configured with a tie option.

Total continuous output sink current may not exceed 100 mA per ground pin. Total continuous output source may not exceed 100 mA per V<sub>CC</sub> pin. The number of ground pins varies from the XC3020A to the XC3090A.

<sup>3.</sup> Not tested. Allow an undriven pin to float High. For any other purposes use an external pull-up.



# **XC3000A Absolute Maximum Ratings**

Symbol	Description		Units
V <sub>CC</sub>	Supply voltage relative to GND	-0.5 to +7.0	V
V <sub>IN</sub>	Input voltage with respect to GND	$-0.5$ to $V_{CC}$ +0.5	V
V <sub>TS</sub>	Voltage applied to 3-state output	-0.5 to V <sub>CC</sub> +0.5	V
T <sub>STG</sub>	Storage temperature (ambient)	-65 to +150	°C
T <sub>SOL</sub>	Maximum soldering temperature (10 s @ 1/16 in.)	+260	°C
TJ	Junction temperature plastic	+125	°C
ı J	Junction temperature ceramic	+150	°C

Note:

Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those listed under Recommended Operating Conditions is not implied. Exposure to Absolute Maximum Ratings conditions for extended periods of time may affect device reliability.

# XC3000A Global Buffer Switching Characteristics Guidelines

	Speed Grade	-7	-6	
Description	Symbol	Max	Max	Units
Global and Alternate Clock Distribution <sup>1</sup>				
Either: Normal IOB input pad through clock buffer				
to any CLB or IOB clock input	T <sub>PID</sub>	7.5	7.0	ns
Or: Fast (CMOS only) input pad through clock				
buffer to any CLB or IOB clock input	T <sub>PIDC</sub>	6.0	5.7	ns
TBUF driving a Horizontal Longline (L.L.) <sup>1</sup>				
I to L.L. while T is Low (buffer active)	T <sub>IO</sub>	4.5	4.0	ns
T↓ to L.L. active and valid with single pull-up resistor	T <sub>ON</sub>	9.0	8.0	ns
T↓ to L.L. active and valid with pair of pull-up resistors	T <sub>ON</sub>	11.0	10.0	ns
T↑ to L.L. High with single pull-up resistor	T <sub>PUS</sub>	16.0	14.0	ns
T↑ to L.L. High with pair of pull-up resistors	T <sub>PUF</sub>	10.0	8.0	ns
BIDI				
Bidirectional buffer delay	T <sub>BIDI</sub>	1.7	1.5	ns

Note: 1. Timing is based on the XC3042A, for other devices see timing calculator.



# XC3000A CLB Switching Characteristics Guidelines

Testing of the switching parameters is modeled after testing methods specified by MIL-M-38510/605. All devices are 100% functionally tested. Since many internal timing parameters cannot be measured directly, they are derived from benchmark timing patterns. The following guidelines reflect worst-case values over the recommended operating conditions. For more detailed, more precise, and more up-to-date timing information, use the values provided by the timing calculator and used in the simulator.


		Sp	eed Grade	-	7	-(	6	
D	escription	S	ymbol	Min	Max	Min	Max	Units
Combinatorial Delay Logic Variables	A, B, C, D, E, to outputs X or Y FG Mode F and FGM Mode	1	T <sub>ILO</sub>		5.1 5.6		4.1 4.6	ns ns
Sequential delay	1 and 1 GW Wode				5.0		7.0	113
Clock k to outputs X or Y Clock k to outputs X or Y when Q is returned through function generators F or G to drive X or Y		8	T <sub>CKO</sub>		4.5		4.0	ns
anough ranouom gr	FG Mode F and FGM Mode		T <sub>QLO</sub>		9.5 10.0		8.0 8.5	ns ns
Set-up time before cloc Logic Variables	k K A, B, C, D, E							
Logio variableo	FG Mode F and FGM Mode	2	T <sub>ICK</sub>	4.5 5.0		3.5 4.0		ns ns
Data In Enable Clock	DI EC	4 6	T <sub>DICK</sub> T <sub>ECCK</sub>	4.0 4.5		3.0 4.0		ns ns
Hold Time after clock K			20011					
Logic Variables Data In Enable Clock	A, B, C, D, E Dl <sup>2</sup> EC	3 5 7	T <sub>CKI</sub> T <sub>CKDI</sub> T <sub>CKEC</sub>	0 1.0 2.0		0 1.0 2.0		ns ns ns
Clock								
Clock High time Clock Low time Max. flip-flop toggl	e rate	11 12	T <sub>CH</sub> T <sub>CL</sub> F <sub>CLK</sub>	4.0 4.0 113.0		3.5 3.5 135.0		ns ns MHz
Reset Direct (RD)			<b>5 </b>					
RD width delay from RD to outputs X or Y		13 9	T <sub>RPW</sub> T <sub>RIO</sub>	6.0	6.0	5.0	5.0	ns ns
Global Reset (RESET I RESET width (Low delay from RESET	•		T <sub>MRW</sub> T <sub>MRQ</sub>	16.0	19.0	14.0	17.0	ns ns

**Notes:** 1. Timing is based on the XC3042A, for other devices see timing calculator.

The CLB K to Q output delay (T<sub>CKO</sub>, #8) of any CLB, plus the shortest possible interconnect delay, is always longer than the Data In hold time requirement (T<sub>CKDI</sub>, #5) of any CLB on the same die.



# **XC3000A CLB Switching Characteristics Guidelines (continued)**





# **XC3000A IOB Switching Characteristics Guidelines**


Testing of the switching parameters is modeled after testing methods specified by MIL-M-38510/605. All devices are 100% functionally tested. Since many internal timing parameters cannot be measured directly, they are derived from benchmark timing patterns. The following guidelines reflect worst-case values over the recommended operating conditions. For more detailed, more precise, and more up-to-date timing information, use the values provided by the timing calculator and used in the simulator.


		Sp	eed Grade	-	7	-(	6	
Description		S	ymbol	Min	Max	Min	Max	Units
Propagation Delays (Input)								
Pad to Direct In (I)		3	T <sub>PID</sub>		4.0		3.0	ns
Pad to Registered In (Q) with la	tch transparent		T <sub>PTG</sub>		15.0		14.0	ns
Clock (IK) to Registered In (Q)		4	T <sub>IKRI</sub>		3.0		2.5	ns
Set-up Time (Input)								
Pad to Clock (IK) set-up time		1	T <sub>PICK</sub>	14.0		12.0		ns
Propagation Delays (Output)								
Clock (OK) to Pad	(fast)	7	T <sub>OKPO</sub>		8.0		7.0	ns
same	(slew rate limited)	7	T <sub>OKPO</sub>		18.0		15.0	ns
Output (O) to Pad	(fast)	10	T <sub>OPF</sub>		6.0		5.0	ns
same	(slew-rate limited)	10	T <sub>OPS</sub>		16.0		13.0	ns
3-state to Pad begin hi-Z	(fast)	9	T <sub>TSHZ</sub>		10.0		9.0	ns
same	(slew-rate limited)	9	T <sub>TSHZ</sub>		20.0		12.0	ns
3-state to Pad active and valid	(fast)	8	$T_{TSON}$		11.0		10.0	ns
same	(slew -rate limited)	8	T <sub>TSON</sub>		21.0		18.0	ns
Set-up and Hold Times (Output)								
Output (O) to clock (OK) set-up	time	5	T <sub>OOK</sub>	8.0		7.0		ns
Output (O) to clock (OK) hold til	me	6	T <sub>OKO</sub>	0		0		ns
Clock								
Clock High time		11	T <sub>IOH</sub>	4.0		3.5		ns
Clock Low time		12	T <sub>IOL</sub>	4.0		3.5		ns
Max. flip-flop toggle rate			F <sub>CLK</sub>	113.0		135.0		MHz
Global Reset Delays (based on XC3042A)								
RESET Pad to Registered In	(Q)	13	$T_{RRI}$		24.0		23.0	ns
RESET Pad to output pad	(fast)	15	$T_RPO$		33.0		29.0	ns
	(slew-rate limited)	15	$T_RPO$		43.0		37.0	ns

- Notes: 1. Timing is measured at pin threshold, with 50 pF external capacitive loads (incl. test fixture). Typical slew rate limited output rise/fall times are approximately four times longer.
  - 2. Voltage levels of unused (bonded and unbonded) pads must be valid logic levels. Each can be configured with the internal pull-up resistor or alternatively configured as a driven output or driven from an external source.
  - 3. Input pad set-up time is specified with respect to the internal clock (ik). In order to calculate system set-up time, subtract clock delay (pad to ik) from the input pad set-up time value. Input pad holdtime with respect to the internal clock (ik) is negative. This means that pad level changes immediately before the internal clock edge (ik) will not be recognized.
  - 4. T<sub>PID</sub>, T<sub>PTG</sub>, and T<sub>PICK</sub> are 3 ns higher for XTL2 when the pin is configured as a user input.



# **XC3000A IOB Switching Characteristics Guidelines (continued)**







# **XC3000L Switching Characteristics**

Xilinx maintains test specifications for each product as controlled documents. To insure the use of the most recently released device performance parameters, please request a copy of the current test-specification revision.

### **XC3000L Operating Conditions**

Symbol	Description	Min	Max	Units
V <sub>CC</sub>	Supply voltage relative to GND Commercial 0°C to +85°C junction	3.0	3.6	V
V <sub>IH</sub>	High-level input voltage — TTL configuration	2.0	V <sub>CC</sub> +0.3	V
V <sub>IL</sub>	Low-level input voltage — TTL configuration	-0.3	0.8	V
T <sub>IN</sub>	Input signal transition time		250	ns

Notes: 1. At junction temperatures above those listed as Operating Conditions, all delay parameters increase by 0.3% per °C.

2. Although the present (1996) devices operate over the full supply voltage range from 3.0 to 5.25 V, Xilinx reserves the right to restrict operation to the 3.0 to 3.6 V range later, when smaller device geometries might preclude operation at 5V. Operating conditions are guaranteed in the 3.0 – 3.6 V V<sub>CC</sub> range.

### **XC3000L DC Characteristics Over Operating Conditions**

Symbol	Description	Min	Max	Units
V <sub>OH</sub>	High-level output voltage (@ I <sub>OH</sub> = −4.0 mA, V <sub>CC</sub> min)	2.40		V
V <sub>OL</sub>	Low-level output voltage (@ I <sub>OL</sub> = 4.0 mA, V <sub>CC</sub> min)		0.40	V
V <sub>OH</sub>	High-level output voltage (@ I <sub>OH</sub> = −4.0 mA, V <sub>CC</sub> min)	V <sub>CC</sub> -0.2		V
V <sub>OL</sub>	Low-level output voltage (@ I <sub>OL</sub> = 4.0 mA, V <sub>CC</sub> min)		0.2	V
V <sub>CCPD</sub>	Power-down supply voltage (PWRDWN must be Low)	2.30		V
I <sub>CCPD</sub>	Power-down supply current (V <sub>CC(MAX)</sub> @ T <sub>MAX</sub> )		10	μΑ
I <sub>cco</sub>	Quiescent FPGA supply current in addition to I <sub>CCPD</sub> <sup>1</sup> Chip thresholds programmed as CMOS levels		20	μΑ
I <sub>IL</sub>	Input Leakage Current	-10	+10	μΑ
	Input capacitance, all packages except PGA175 (sample tested) All Pins except XTL1 and XTL2 XTL1 and XTL2		10 15	pF pF
C <sub>IN</sub>	Input capacitance, PGA 175 (sample tested) All Pins except XTL1 and XTL2 XTL1 and XTL2		15 20	pF pF
I <sub>RIN</sub>	Pad pull-up (when selected) @ V <sub>IN</sub> = 0 V <sup>3</sup>	0.01	0.17	mA
I <sub>RLL</sub>	Horizontal Longline pull-up (when selected) @ logic Low		2.50	mA

Notes: 1. With no output current loads, no active input or Longline pull-up resistors, all package pins at V<sub>CC</sub> or GND, and the FPGA device configured with a tie option. Icco is in addition to Iccop.

3. Not tested. Allows an undriven pin to float High. For any other purpose, use an external pull-up.

device configured with a tie option. I<sub>CCO</sub> is in addition to I<sub>CCPD</sub>.

2. Total continuous output sink current may not exceed 100 mA per ground pin. Total continuous output source may not exceed 100 mA per V<sub>CC</sub> pin. The number of ground pins varies from the XC3020L to the XC3090L.



# **XC3000L Absolute Maximum Ratings**

Symbol	Description		Units
V <sub>CC</sub>	Supply voltage relative to GND	-0.5 to +7.0	V
V <sub>IN</sub>	Input voltage with respect to GND	-0.5 to V <sub>CC</sub> +0.5	V
V <sub>TS</sub>	Voltage applied to 3-state output	-0.5 to V <sub>CC</sub> +0.5	V
T <sub>STG</sub>	Storage temperature (ambient)	-65 to +150	°C
T <sub>SOL</sub>	Maximum soldering temperature (10 s @ 1/16 in.)	+260	°C
$T_{J}$	Junction temperature plastic	+125	°C
١,	Junction temperature ceramic	+150	°C

Note:

Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those listed under Recommended Operating Conditions is not implied. Exposure to Absolute Maximum Ratings conditions for extended periods of time may affect device reliability.

# **XC3000L Global Buffer Switching Characteristics Guidelines**

	Speed Grade	-8	
Description	Symbol	Max	Units
Global and Alternate Clock Distribution <sup>1</sup>			
Either: Normal IOB input pad through clock buffer			
to any CLB or IOB clock input	T <sub>PID</sub>	9.0	ns
Or: Fast (CMOS only) input pad through clock			
buffer to any CLB or IOB clock input	T <sub>PIDC</sub>	7.0	ns
TBUF driving a Horizontal Longline (L.L.) <sup>1</sup>			
I to L.L. while T is Low (buffer active)	T <sub>IO</sub>	5.0	ns
T↓ to L.L. active and valid with single pull-up resistor	T <sub>ON</sub>	12.0	ns
T↑ to L.L. High with single pull-up resistor	T <sub>PUS</sub>	24.0	ns
BIDI			
Bidirectional buffer delay	T <sub>BIDI</sub>	2.0	ns

Notes: 1. Timing is based on the XC3042A, for other devices see timing calculator.

<sup>2.</sup> The use of two pull-up resistors per Longline, available on other XC3000 devices, is not a valid option for XC3000L devices.



# XC3000L CLB Switching Characteristics Guidelines

Testing of the switching parameters is modeled after testing methods specified by MIL-M-38510/605. All devices are 100% functionally tested. Since many internal timing parameters cannot be measured directly, they are derived from benchmark timing patterns. The following guidelines reflect worst-case values over the recommended operating conditions. For more detailed, more precise, and more up-to-date timing information, use the values provided by the timing calculator and used in the simulator.


		Sp	eed Grade	_	8	
	Description	S	ymbol	Min	Max	Units
Combinatorial Delay						
Logic Variables	A, B, C, D, E, to outputs X or Y FG Mode F and FGM Mode	1	T <sub>ILO</sub>		6.7 7.5	ns ns
Sequential delay						
Clock k to outputs	X or Y	8	T <sub>CKO</sub>		7.5	ns
Clock k to outputs	X or Y when Q is returned penerators F or G to drive X or Y					
	FG Mode F and FGM Mode		T <sub>QLO</sub>		14.0 14.8	ns ns
Set-up time before clos						
Logic Variables	A, B, C, D, E FG Mode F and FGM Mode	2	T <sub>ICK</sub>	5.0 5.8		ns ns
Data In	DI	4	T <sub>DICK</sub>	5.0		ns
Enable Clock	EC	6	T <sub>ECCK</sub>	6.0		ns
Hold Time after clock had Logic Variables Data In Enable Clock	A, B, C, D, E Dl <sup>2</sup> EC	3 5 7	T <sub>CKI</sub> T <sub>CKDI</sub> T <sub>CKEC</sub>	0 2.0 2.0		ns ns ns
Clock						
Clock High time Clock Low time Max. flip-flop togg	le rate	11 12	T <sub>CH</sub> T <sub>CL</sub> F <sub>CLK</sub>	5.0 5.0 80.0		ns ns MHz
Reset Direct (RD)			02.1			
RD width delay from RD to	outputs X or Y	13 9	T <sub>RPW</sub> T <sub>RIO</sub>	7.0 7.0		ns ns
Global Reset (RESET	Pad) <sup>1</sup>					
RESET width (Lov delay from RESE	<u>w</u> ) Γ pad to outputs X or Y		T <sub>MRW</sub> T <sub>MRQ</sub>	16.0	23.0	ns ns

**Notes:** 1. Timing is based on the XC3042L, for other devices see timing calculator.

The CLB K to Q output delay (T<sub>CKO</sub>, #8) of any CLB, plus the shortest possible interconnect delay, is always longer than the Data In hold time requirement (T<sub>CKDI</sub>, #5) of any CLB on the same die.



# **XC3000L CLB Switching Characteristics Guidelines (continued)**





### **XC3000L IOB Switching Characteristics Guidelines**

Testing of the switching parameters is modeled after testing methods specified by MIL-M-38510/605. All devices are 100% functionally tested. Since many internal timing parameters cannot be measured directly, they are derived from benchmark timing patterns. The following guidelines reflect worst-case values over the recommended operating conditions. For more detailed, more precise, and more up-to-date timing information, use the values provided by the timing calculator and used in the simulator.


		Speed Grade			-8	
Des	scription	9	Symbol	Min	Max	Units
Propagation Delays (Input)						
Pad to Direct In (I)		3	$T_{PID}$		5.0	ns
Pad to Registered In (Q) with la	tch transparent		T <sub>PTG</sub>		24.0	ns
Clock (IK) to Registered In (Q)		4	T <sub>IKRI</sub>		6.0	ns
Set-up Time (Input)						
Pad to Clock (IK) set-up time		1	T <sub>PICK</sub>	22.0		ns
Propagation Delays (Output)						
Clock (OK) to Pad	(fast)	7	T <sub>OKPO</sub>		12.0	ns
same	(slew rate limited)	7	T <sub>OKPO</sub>		28.0	ns
Output (O) to Pad	(fast)	10	T <sub>OPF</sub>		9.0	ns
same	(slew-rate limited)	10	T <sub>OPS</sub>		25.0	ns
3-state to Pad begin hi-Z	(fast)	9	T <sub>TSHZ</sub>		12.0	ns
same	(slew-rate limited)	9	T <sub>TSHZ</sub>		28.0	ns
3-state to Pad active and valid	(fast)	8	T <sub>TSON</sub>		16.0	ns
same	(slew -rate limited)	8	T <sub>TSON</sub>		32.0	ns
Set-up and Hold Times (Output)						
Output (O) to clock (OK) set-up		5	T <sub>OOK</sub>	12.0		ns
Output (O) to clock (OK) hold tir	me	6	T <sub>OKO</sub>	0		ns
Clock						
Clock High time		11	T <sub>IOH</sub>	5.0		ns
Clock Low time		12	$T_IOL$	5.0		ns
Max. flip-flop toggle rate			F <sub>CLK</sub>	80.0		MHz
Global Reset Delays (based on XC	3042L)					
RESET Pad to Registered In	(Q)	13	$T_{RRI}$		25.0	ns
RESET Pad to output pad	(fast)	15	$T_RPO$		35.0	ns
	(slew-rate limited)	15	$T_{RPO}$		51.0	ns


**Notes:** 1. Timing is measured at pin threshold, with 50 pF external capacitive loads (incl. test fixture). Typical slew rate limited output rise/fall times are approximately four times longer.

- 2. Voltage levels of unused (bonded and unbonded) pads must be valid logic levels. Each can be configured with the internal pull-up resistor or alternatively configured as a driven output or driven from an external source.
- 3. Input pad set-up time is specified with respect to the internal clock (ik). In order to calculate system set-up time, subtract clock delay (pad to ik) from the input pad set-up time value. Input pad holdtime with respect to the internal clock (ik) is negative. This means that pad level changes immediately before the internal clock edge (ik) will not be recognized.
- 4. T<sub>PID</sub>, T<sub>PTG</sub>, and T<sub>PICK</sub> are 3 ns higher for XTL2 when the pin is configured as a user input.



# **XC3000L IOB Switching Characteristics Guidelines (continued)**







# **XC3100A Switching Characteristics**

Xilinx maintains test specifications for each product as controlled documents. To insure the use of the most recently released device performance parameters, please request a copy of the current test-specification revision.

# **XC3100A Operating Conditions**

Symbol	Description	Min	Max	Units
V	Supply voltage relative to GND Commercial 0°C to +85°C junction	4.25	5.25	V
V <sub>CC</sub>	Supply voltage relative to GND Industrial -40°C to +100°C junction	4.5	5.5	V
V <sub>IHT</sub>	High-level input voltage — TTL configuration	2.0	V <sub>CC</sub>	V
V <sub>ILT</sub>	Low-level input voltage — TTL configuration	0	0.8	V
$V_{IHC}$	High-level input voltage — CMOS configuration	70%	100%	$V_{CC}$
$V_{ILC}$	Low-level input voltage — CMOS configuration	0	20%	$V_{CC}$
T <sub>IN</sub>	Input signal transition time		250	ns

Note: At junction temperatures above those listed as Operating Conditions, all delay parameters increase by 0.3% per °C.

# **XC3100A DC Characteristics Over Operating Conditions**

Symbol	Description		Min	Max	Units
V <sub>OH</sub>	High-level output voltage (@ I <sub>OH</sub> = −8.0 mA, V <sub>CC</sub> min)	Commercial	3.86		V
V <sub>OL</sub>	Low-level output voltage (@ I <sub>OL</sub> = 8.0 mA, V <sub>CC</sub> min)	Commercial		0.40	V
V <sub>OH</sub>	High-level output voltage (@ I <sub>OH</sub> = −8.0 mA, V <sub>CC</sub> min)	Industrial	3.76		V
V <sub>OL</sub>	Low-level output voltage (@ I <sub>OL</sub> = 8.0 mA, V <sub>CC</sub> min)	Illuusillai		0.40	V
$V_{CCPD}$	Power-down supply voltage (PWRDWN must be Low)	DWN must be Low) 2.30			V
I <sub>cco</sub>	Quiescent LCA supply current in addition to I <sub>CCPD</sub> <sup>1</sup> Chip thresholds programmed as CMOS levels Chip thresholds programmed as TTL levels			8 14	mA mA
I <sub>IL</sub>	Input Leakage Current	-10	+10	μΑ	
6	Input capacitance, all packages except PGA175 (sample tested) All Pins except XTL1 and XTL2 XTL1 and XTL2			10 15	pF pF
C <sub>IN</sub>	Input capacitance, PGA 175 (sample tested) All Pins except XTL1 and XTL2 XTL1 and XTL2			15 20	pF pF
I <sub>RIN</sub>	Pad pull-up (when selected) @ V <sub>IN</sub> = 0 V <sup>3</sup>		0.02	0.17	mA
I <sub>RLL</sub>	Horizontal Longline pull-up (when selected) @ logic Low	0.20	2.80	mA	

- Notes: 1. With no output current loads, no active input or Longline pull-up resistors, all package pins at V<sub>CC</sub> or GND, and the LCA device configured with a tie option.
  - Total continuous output sink current may not exceed 100 mA per ground pin. The number of ground pins varies from two for the XC3120A in the PC84 package, to eight for the XC3195A in the PQ208 package.
  - 3. Not tested. Allows an undriven pin to float High. For any other purpose, use an external pull-up.



### **XC3100A Absolute Maximum Ratings**

Symbol	Description		Units
V <sub>CC</sub>	Supply voltage relative to GND	-0.5 to +7.0	V
$V_{IN}$	Input voltage with respect to GND	-0.5 to V <sub>CC</sub> +0.5	V
V <sub>TS</sub>	Voltage applied to 3-state output	-0.5 to V <sub>CC</sub> +0.5	V
T <sub>STG</sub>	Storage temperature (ambient)	-65 to +150	°C
T <sub>SOL</sub>	Maximum soldering temperature (10 s @ 1/16 in.)	+260	°C
$T_J$	Junction temperature plastic	+125	°C
ı J	Junction temperature ceramic	+150	°C

Note:

Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those listed under Recommended Operating Conditions is not implied. Exposure to Absolute Maximum Ratings conditions for extended periods of time may affect device reliability.

# **XC3100A Global Buffer Switching Characteristics Guidelines**

	Speed Grade	-4	-3	-2	-1	-09	
Description	Symbol	Max	Max	Max	Max	Max	Units
Global and Alternate Clock Distribution <sup>1</sup>							
Either: Normal IOB input pad through clock buffer							
to any CLB or IOB clock input	T <sub>PID</sub>	6.5	5.6	4.7	4.3	3.9	ns
Or: Fast (CMOS only) input pad through clock							
buffer to any CLB or IOB clock input	T <sub>PIDC</sub>	5.1	4.3	3.7	3.5	3.1	ns
TBUF driving a Horizontal Longline (L.L.) <sup>1</sup>							
I to L.L. while T is Low (buffer active) (XC3100)	T <sub>IO</sub>	3.7	3.1				ns
(XC3100A)	T <sub>IO</sub>	3.6	3.1	3.1	2.9	2.1	ns
T↓ to L.L. active and valid with single pull-up resistor	T <sub>ON</sub>	5.0	4.2	4.2	4.0	3.1	ns
T↓ to L.L. active and valid with pair of pull-up resistors	T <sub>ON</sub>	6.5	5.7	5.7	5.5	4.6	ns
T <sup>↑</sup> to L.L. High with single pull-up resistor	T <sub>PUS</sub>	13.5	11.4	11.4	10.4	8.9	ns
T↑ to L.L. High with pair of pull-up resistors	T <sub>PUF</sub>	10.5	8.8	8.1	7.1	5.9	ns
BIDI							
Bidirectional buffer delay	T <sub>BIDI</sub>	1.2	1.0	0.9	0.85	0.75	ns
						Prelim	

**Note:** 1. Timing is based on the XC3142A, for other devices see timing calculator. The use of two pull-up resistors per longline, available on other XC3000 devices, is not a valid design option for XC3100A



# **XC3100A CLB Switching Characteristics Guidelines**

Testing of the switching parameters is modeled after testing methods specified by MIL-M-38510/605. All devices are 100% functionally tested. Since many internal timing parameters cannot be measured directly, they are derived from benchmark timing patterns. The following guidelines reflect worst-case values over the recommended operating conditions. For more detailed, more precise, and more up-to-date timing information, use the values provided by the timing calculator and used in the simulator.


Speed Grade		-	4	-3		-2		-1		-09			
Description		ymbol	Min	Max	Min	Max	Min	Max	Min	Max	Min	Max	Units
Combinatorial Delay Logic Variables A, B, C, D, E, to outputs X or Y	1	T <sub>ILO</sub>		3.3		2.7		2.2		1.75		1.5	ns
Sequential delay Clock k to outputs X or Y Clock k to outputs X or Y when Q is returned through function generators F or G to drive X or Y	8	T <sub>CKO</sub>		2.5 5.2		2.1		1.7		1.4 3.1		1.25	ns
Set-up time before clock K Logic Variables A, B, C, D, E Data In DI Enable Clock EC Reset Direct inactive RD	2 4 6	T <sub>ICK</sub> T <sub>DICK</sub> T <sub>ECCK</sub>	2.5 1.6 3.2 1.0		2.1 1.4 2.7 1.0		1.8 1.3 2.5 1.0		1.7 1.2 2.3 1.0		1.5 1.0 2.05 1.0		ns ns ns
Hold Time after clock K Logic Variables A, B, C, D, E Data In DI Enable Clock EC	3 5 7	T <sub>CKI</sub> T <sub>CKDI</sub> T <sub>CKEC</sub>	0 1.0 0.8		0 0.9 0.7		0 0.9 0.7		0 0.8 0.6		0 0.7 0.55		ns ns ns
Clock Clock High time Clock Low time Max. flip-flop toggle rate	11 12	T <sub>CH</sub> T <sub>CL</sub> F <sub>CLK</sub>	2.0 2.0 227		1.6 1.6 270		1.3 1.3 323		1.3 1.3 323		1.3 1.3 370		ns ns MHz
Reset Direct (RD) RD width delay from RD to outputs X or Y	13 9	T <sub>RPW</sub>	3.2	3.7	2.7	3.1	2.3	2.7	2.3	2.4	2.05	2.15	ns ns
Global Reset (RESET Pad) <sup>1</sup> RESET width (Low) (XC3142A) delay from RESET pad to outputs X or Y		T <sub>MRW</sub> T <sub>MRQ</sub>	14.0	14.0	12.0	12.0	12.0	12.0	12.0	12.0	12.0	12.0	ns ns
											Pre	elim	

Notes: 1. The CLB K to Q output delay (T<sub>CKO</sub>, #8) of any CLB, plus the shortest possible interconnect delay, is always longer than the Data In hold time requirement (T<sub>CKDI</sub>, #5) of any CLB on the same die.
2. T<sub>ILO</sub>, T<sub>QLO</sub> and T<sub>ICK</sub> are specified for 4-input functions. For 5-input functions or base FGM functions, each of these

T<sub>ILO</sub>, T<sub>QLO</sub> and T<sub>ICK</sub> are specified for 4-input functions. For 5-input functions or base FGM functions, each of these specifications for the XC3100A family increases by 0.50 ns (-5), 0.42 ns (-4) and 0.35 ns (-3), 0.35 ns (-2), 0.30 ns (-1), and 0.30 ns (-09).



# **XC3100A CLB Switching Characteristics Guidelines (continued)**





# **XC3100A IOB Switching Characteristics Guidelines**

Testing of the switching parameters is modeled after testing methods specified by MIL-M-38510/605. All devices are 100% functionally tested. Since many internal timing parameters cannot be measured directly, they are derived from benchmark timing patterns. The following guidelines reflect worst-case values over the recommended operating conditions. For more detailed, more precise, and more up-to-date timing information, use the values provided by the timing calculator and used in the simulator.

Speed Grade		-	-4 -3		-	2	-	1	-09				
Description	S	ymbol	Min	Max	Min	Max	Min	Max	Min	Max	Min	Max	Units
Propagation Delays (Input) Pad to Direct In (I) Pad to Registered In (Q)	3	T <sub>PID</sub>		2.5		2.2		2.0		1.7		1.55	ns
with latch transparent(XC3100A)Clock(IK) to Registered In (Q)	4	T <sub>PTG</sub> T <sub>IKRI</sub>		12.0 2.5		11.0 2.2		11.0 1.9		10.0 1.7		9.2 1.55	ns ns
Set-up Time (Input) Pad to Clock (IK) set-up time XC3120A, XC3130A XC3142A XC3164A XC3190A XC3195A	1	T <sub>PICK</sub>	10.6 10.7 11.0 11.2 11.6		9.4 9.5 9.7 9.9 10.3		8.9 9.0 9.2 9.4 9.8		8.0 8.1 8.3 8.5 8.9		7.2 7.3 7.5 7.7 8.1		ns ns ns ns
Propagation Delays (Output) Clock (OK) to Pad (fast) same (slew rate limited) Output (O) to Pad (fast) same (slew-rate limited) (XC3100A) 3-state to Pad	7 7 10	T <sub>OKPO</sub> T <sub>OKPO</sub> T <sub>OPF</sub>		5.0 12.0 3.7 11.0		4.4 10.0 3.3 9.0		3.7 9.7 3.0 8.7		3.4 8.4 3.0 8.0		3.3 6.9 2.9 6.5	ns ns ns ns ns
begin hi-Z (fast) same (slew-rate limited) 3-state to Pad active and valid (fast) (XC3100A)	9 9	T <sub>TSHZ</sub>		6.2 6.2 10.0		5.5 5.5 9.0		5.0 5.0 8.5		4.5 4.5 6.5		4.05 4.05 5.0	ns ns
same (slew -rate limited)	8	T <sub>TSON</sub>		17.0		15.0		14.2		11.5		8.6	ns
Set-up and Hold Times (Output) Output (O) to clock (OK) set-up time (XC3100A) Output (O) to clock (OK) hold time	5 6	T <sub>OOK</sub>	4.5 0				3.6 0		3.2 0		2.9		ns ns
Clock Clock High time Clock Low time Max. flip-flop toggle rate	11 12	T <sub>IOH</sub> T <sub>IOL</sub> F <sub>CLK</sub>	2.0 2.0 227		1.6 1.6 270		1.3 1.3 323		1.3 1.3 323		1.3 1.3 370		ns ns MHz
Global Reset Delays RESET Pad to Registered In (Q) (XC3142A) (XC3190A) RESET Pad to output pad (fast) (slew-rate limited)	13 15 15	T <sub>RRI</sub> T <sub>RPO</sub> T <sub>RPO</sub>		15.0 25.5 20.0 27.0		13.0 21.0 17.0 23.0		13.0 21.0 17.0 23.0		13.0 21.0 17.0 22.0	Dualin	14.4 21.0 17.0 21.0	ns ns ns ns

**Notes:** 1. Timing is measured at pin threshold, with 50 pF external capacitive loads (incl. test fixture). For larger capacitive loads, see XAPP024. Typical slew rate limited output rise/fall times are approximately four times longer.


<sup>2.</sup> Voltage levels of unused (bonded and unbonded) pads must be valid logic levels. Each can be configured with the internal pull-up resistor or alternatively configured as a driven output or driven from an external source.


<sup>3.</sup> Input pad set-up time is specified with respect to the internal clock (ik). In order to calculate system set-up time, subtract clock delay (pad to ik) from the input pad set-up time value. Input pad holdtime with respect to the internal clock (ik) is negative. This means that pad level changes immediately before the internal clock edge (ik) will not be recognized.

<sup>4.</sup> T<sub>PID</sub>, T<sub>PTG</sub>, and T<sub>PICK</sub> are 3 ns higher for XTL2 when the pin is configured as a user input.



# **XC3100A IOB Switching Characteristics Guidelines (continued)**







# **XC3100L Switching Characteristics**

Xilinx maintains test specifications for each product as controlled documents. To insure the use of the most recently released device performance parameters, please request a copy of the current test-specification revision.

### **XC3100L Operating Conditions**

Symbol	Description	Min	Max	Units
V <sub>CC</sub>	Supply voltage relative to GND Commercial 0°C to +85°C junction	3.0	3.6	V
V <sub>IH</sub>	High-level input voltage	2.0	$V_{CC} + 0.3$	V
V <sub>IL</sub>	Low-level input voltage	-0.3	0.8	V
T <sub>IN</sub>	Input signal transition time		250	ns

Notes: 1. At junction temperatures above those listed as Operating Conditions, all delay parameters increase by 0.3% per °C.

### **XC3100L DC Characteristics Over Operating Conditions**

Symbol	Description	Min	Max	Units
V.	High-level output voltage (@ I <sub>OH</sub> = -4.0 mA, V <sub>CC</sub> min)	2.4		V
V <sub>OH</sub>	High-level output voltage (@ I <sub>OH</sub> = -100.0 μA, V <sub>CC</sub> min)	V <sub>CC</sub> -0.2		V
V -	Low-level output voltage (@ I <sub>OH</sub> = 4.0 mA, V <sub>CC</sub> min)		0.40	V
V OL	Low-level output voltage (@ I <sub>OH</sub> = +100.0 μA, V <sub>CC</sub> min)		0.2	V
V <sub>CCPD</sub>	Power-down supply voltage (PWRDWN must be Low)	2.30		V
Icco	Quiescent FPGA supply current		1.5	mA
	Chip thresholds programmed as CMOS levels <sup>1</sup>			
I <sub>IL</sub>	Input Leakage Current	-10	+10	μΑ
	Input capacitance (sample tested)			
C <sub>IN</sub>	All pins except XTL1 and XTL2		10	pF
	XTL1 and XTL2		15	pF
I <sub>RIN</sub>	Pad pull-up (when selected) @ $V_{IN} = 0 \text{ V}^3$	0.02	0.17	mA
I <sub>RLL</sub>	Horizontal long line pull-up (when selected) @ logic Low	0.20	2.80	mA

Notes: 1. With no output current loads, no active input or long line pull-up resistors, all package pins at V<sub>CC</sub> or GND, and the FPGA configured with a tie option.

<sup>2.</sup> Although the present (1996) devices operate over the full supply voltage range from 3.0 V to 5.25 V, Xilinx reserves the right to restrict operation to the 3.0 and 3.6 V range later, when smaller device geometries might preclude operation @ 5 V. Operating conditions are guaranteed in the 3.0 – 3.6 V V<sub>CC</sub> range.

<sup>2.</sup> Total continuous output sink current may not exceed 100 mA per ground pin. Total continuous output source current may not exceed 100 mA per V<sub>CC</sub> pin. The number of ground pins varies from the XC3142L to the XC3190L. 3. Not tested. Allows undriven pins to float High. For any other purpose, use an external pull-up.



# **XC3100L Absolute Maximum Ratings**

Symbol	Description		Units
V <sub>CC</sub>	Supply voltage relative to GND	-0.5 to +7.0	V
V <sub>IN</sub>	Input voltage with respect to GND	$-0.5$ to $V_{CC}$ +0.5	V
V <sub>TS</sub>	Voltage applied to 3-state output	-0.5 to V <sub>CC</sub> +0.5	V
T <sub>STG</sub>	Storage temperature (ambient)	-65 to +150	°C
T <sub>SOL</sub>	Maximum soldering temperature (10 s @ 1/16 in.)	+260	°C
TJ	Junction temperature plastic	+125	°C
ı j	Junction temperature ceramic	+150	°C

Note:

Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those listed under Recommended Operating Conditions is not implied. Exposure to Absolute Maximum Ratings conditions for extended periods of time may affect device reliability.

# **XC3100L Global Buffer Switching Characteristics Guidelines**

	Speed Grade	-3	-2	
Description	Symbol	Max	Max	Units
Global and Alternate Clock Distribution <sup>1</sup>				
Either: Normal IOB input pad through clock buffer				
to any CLB or IOB clock input	T <sub>PID</sub>	5.6	4.7	ns
Or: Fast (CMOS only) input pad through clock				
buffer to any CLB or IOB clock input	T <sub>PIDC</sub>	4.3	3.7	ns
TBUF driving a Horizontal Longline (L.L.) <sup>1</sup>				
I to L.L. while T is Low (buffer active)	T <sub>IO</sub>	3.1	3.1	ns
T↓ to L.L. active and valid with single pull-up resistor	T <sub>ON</sub>	4.2	4.2	ns
T <sup>↑</sup> to L.L. High with single pull-up resistor	T <sub>PUS</sub>	11.4	11.4	ns
BIDI				
Bidirectional buffer delay	$T_{BIDI}$	1.0	0.9	ns
		Adv	ance	

**Notes:** 1. Timing is based on the XC3142L, for other devices see timing calculator.

<sup>2.</sup> The use of two pull-up resistors per longline, available on other XC3000 devices, is not a valid option for XC3100L devices.



# XC3100L CLB Switching Characteristics Guidelines

Testing of the switching parameters is modeled after testing methods specified by MIL-M-38510/605. All devices are 100% functionally tested. Since many internal timing parameters cannot be measured directly, they are derived from benchmark timing patterns. The following guidelines reflect worst-case values over the recommended operating conditions. For more detailed, more precise, and more up-to-date timing information, use the values provided by the timing calculator and used in the simulator.

	Sp	eed Grade	-	3	-	2	
Description	S	ymbol	Min	Max	Min	Max	Units
Combinatorial Delay							
Logic Variables A, B, C, D, E, to outputs X or Y	1	T <sub>ILO</sub>		2.7		2.2	ns
Sequential delay							
Clock k to outputs X or Y	8	T <sub>CKO</sub>		2.1		1.7	ns
Clock k to outputs X or Y when Q is returned							
through function generators F or G to drive X or Y		$T_{QLO}$		4.3		3.5	ns
Set-up time before clock K							
Logic Variables A, B, C, D, E	2	T <sub>ICK</sub>	2.1		1.8		ns
Data In DI	4	T <sub>DICK</sub>	1.4		1.3		ns
Enable Clock EC	6	T <sub>ECCK</sub>	2.7		2.5		ns
Reset Direct Inactive RD			1.0		1.0		ns
Hold Time after clock K							
Logic Variables A, B, C, D, E	3	T <sub>CKI</sub>	0		0		ns
Data In DI	5	T <sub>CKDI</sub>	0.9		0.9		ns
Enable Clock EC	7	T <sub>CKEC</sub>	0.7		0.7		ns
Clock							
Clock High time	11	T <sub>CH</sub>	1.6		1.3		ns
Clock Low time	12	T <sub>CL</sub>	1.6		1.3		ns
Max. flip-flop toggle rate		F <sub>CLK</sub>	270		325		MHz
Reset Direct (RD)							
RD width	13	T <sub>RPW</sub>	2.7		2.3		ns
delay from RD to outputs X or Y	9	T <sub>RIO</sub>		3.1		2.7	ns
Global Reset (RESET Pad)							
RESET width (Low)							ns
(XC3142L)		$T_{MRW}$	12.0		12.0		ns
delay from RESET pad to outputs X or Y		T <sub>MRQ</sub>		12.0		12.0	
		'		Adv	ance		


Notes: 1. The CLB K to Q delay ( $T_{CKO}$ , #8) of any CLB, plus the shortest possible interconnect delay, is always longer than the Data

In hold time requirement (T<sub>CKDI</sub>, #5) of any CLB on the same die.

T<sub>ILO</sub>, T<sub>QLO</sub> and T<sub>ICK</sub> are specified for 4-input functions. For 5-input functions or base FGM functions, each of these specifications for the XC3100L family increase by 0.35 ns (-3) and 0.29 ns (-2).



# **XC3100L CLB Switching Characteristics Guidelines (continued)**





### **XC3100L IOB Switching Characteristics Guidelines**

Testing of the switching parameters is modeled after testing methods specified by MIL-M-38510/605. All devices are 100% functionally tested. Since many internal timing parameters cannot be measured directly, they are derived from benchmark timing patterns. The following guidelines reflect worst-case values over the recommended operating conditions. For more detailed, more precise, and more up-to-date timing information, use the values provided by the timing calculator and used in the simulator.

	eed Grade	-	3	-	2			
Description			Symbol	Min	Max	Min	Max	Units
Propagation Delays (Input) Pad to Direct In (I) Pad to Registered In (Q) with latch (XC3100L) transparent			T <sub>PID</sub> T <sub>PTG</sub>		2.2 11.0		2.0 11.0	ns ns
Clock (IK) to Registered In (	Q)	4	T <sub>IKRI</sub>		2.2		1.9	ns
Set-up Time (Input) Pad to Clock (IK) set-up time	XC3142L	1	T <sub>PICK</sub>	9.5		9.0		ns
Propagation Delays (Output) Clock (OK) to Pad same Output (O) to Pad same (slew-ra 3-state to Pad begin hi-Z same 3-state to Pad active and val same Set-up and Hold Times (Output)	(fast) (slew rate limited) (fast) te limited)(XC3100L) (fast) (slew-rate limited) id (fast)(XC3100L) (slew -rate limited)	7 7 10 10 9 9 8 8	T <sub>OKPO</sub> T <sub>OK</sub> PO T <sub>OPF</sub> T <sub>OPF</sub> T <sub>TSHZ</sub> T <sub>TSHZ</sub> T <sub>TSON</sub> T <sub>TSON</sub>	9.9	4.4 10.0 3.3 9.0 5.5 5.5 9.0 15.0	9.4	4.0 9.7 3.0 8.7 5.0 5.0 8.5 14.2	ns
Output (O) to clock (OK) set-up time (XC3100L) Output (O) to clock (OK) hold time		5 6	T <sub>OOK</sub> T <sub>OKO</sub>	4.0 0		3.6 0		ns ns
Clock Clock High time Clock Low time Export Control Maximum flip Global Reset Delays		11 12	T <sub>IOH</sub> T <sub>IOL</sub> F <sub>TOG</sub>	1.6 1.6 270		1.3 1.3 325		ns ns MHz
RESET Pad to Registered In	(Q) (XC3142L) (XC3190L)	13	T <sub>RRI</sub>		16.0 21.0		16.0 21.0	ns ns
RESET Pad to output pad	(fast) (slew-rate limited)	15 15	T <sub>RPO</sub>		17.0 23.0		17.0 23.0	ns ns
					Adv	ance		


**Notes:** 1. Timing is measured at pin threshold, with 50 pF external capacitive loads (incl. test fixture). Typical slew rate limited output rise/fall times are approximately four times longer.


<sup>2.</sup> Voltage levels of unused (bonded and unbonded) pads must be valid logic levels. Each can be configured with the internal pull-up resistor or alternatively configured as a driven output or driven from an external source.

<sup>3.</sup> Input pad set-up time is specified with respect to the internal clock (IK). In order to calculate system set-up time, subtract clock delay (pad to ik) from the input pad set-up time value. Input pad holdtime with respect to the internal clock (IK) is negative. This means that pad level changes immediately before the internal clock edge (IK) will not be recognized.



# **XC3100L IOB Switching Characteristics Guidelines (continued)**







# **XC3000 Series Pin Assignments**

Xilinx offers the six different array sizes in the XC3000 families in a variety of surface-mount and through-hole package types, with pin counts from 44 to 208.

Each chip is offered in several package types to accommodate the available PC board space and manufacturing technology. Most package types are also offered with different chips to accommodate design changes without the need for PC board changes.

Note that there is no perfect match between the number of bonding pads on the chip and the number of pins on a package. In some cases, the chip has more pads than there are pins on the package, as indicated by the information ("unused" pads) below the line in the following table. The IOBs of the unconnected pads can still be used as storage elements if the specified propagation delays and set-up times are acceptable.

In other cases, the chip has fewer pads than there are pins on the package; therefore, some package pins are not connected (n.c.), as shown above the line in the following table.

#### XC3000 Series 44-Pin PLCC Pinouts

XC3000A, XC3000L, and XC3100A families have identical pinouts

Pin No.	XC3030A			
1	GND			
2	I/O			
3	I/O			
4	I/O			
5	I/O			
6	I/O			
7	PWRDWN			
8	TCLKIN-I/O			
9	I/O			
10	I/O			
11	I/O			
12	VCC			
13	I/O			
14	I/O			
15	I/O			
16	M1-RDATA			
17	M0-RTRIG			
18	M2-I/O			
19	HDC-I/O			
20	LDC-I/O			
21	I/O			
22	INIT-I/O			

Pin No.	XC3030A			
23	GND			
24	I/O			
25	I/O			
26	XTL2(IN)-I/O			
27	RESET			
28	DONE-PGM			
29	I/O			
30	XTL1(OUT)-BCLK-I/O			
31	I/O			
32	I/O			
33	I/O			
34	VCC			
35	I/O			
36	I/O			
37	I/O			
38	DIN-I/O			
39	DOUT-I/O			
40	CCLK			
41	I/O			
42	I/O			
43	I/O			
44	I/O			

Peripheral mode and Master Parallel mode are not supported in the PC44 package



# XC3000 Series 64-Pin Plastic VQFP Pinouts

XC3000A, XC3000L, and XC3100A families have identical pinouts

Pin No.	XC3030A					
1	A0-WS-I/O					
2	A1-CS2-I/O					
3	A2-I/O					
4	A3-I/O					
5	A4-I/O					
6	A14-I/O					
7	A5-I/O					
8	GND					
9	A13-I/O					
10	A6-I/O					
11	A12-I/O					
12	A7-I/O					
13	A11-I/O					
14	A8-I/O					
15	A10-I/O					
16	A9-I/O					
17	PWRDN					
18	TCLKIN-I/O					
19	I/O					
20	I/O					
21	I/O					
22	I/O					
23	I/O					
24	VCC					
25	I/O					
26	I/O					
27	I/O					
28	I/O					
29	I/O					
30	I/O					
31	M1-RDATA					
32	M0-RTRIG					

Pin No.	XC3030A			
33	M2-I/O			
34	HDC-I/O			
35	I/O			
36	LDC-I/O			
37	I/O			
38	I/O			
39	I/O			
40	INIT-I/O			
41	GND			
42	I/O			
43	I/O			
44	I/O			
45	I/O			
46	I/O			
47	XTAL2(IN)-I/O			
48	RESET			
49	DONE-PG			
50	D7-I/O			
51	XTAL1(OUT)-BCLKIN-I/O			
52	D6-I/O			
53	D5-I/O			
54	CS0-I/O			
55	D4-I/O			
56	VCC			
57	D3-I/O			
58	CS1-I/O			
59	D2-I/O			
60	D1-I/O			
61	RDY/BUSY-RCLK-I/O			
62	D0-DIN-I/O			
63	DOUT-I/O			
64	CCLK			



### XC3000 Series 68-Pin PLCC, 84-Pin PLCC and PGA Pinouts

XC3000A, XC3000L, XC3100A, and XC3100L families have identical pinouts

68 PLCC		XC3020A, XC3030A,	
XC3030A	XC3020A	XC3042A	84 PLCC
10	10	PWRDN	12
11	11	TCLKIN-I/O	13
12	_	I/O*	14
13	12	I/O	15
14	13	I/O	16
_	_	I/O	17
15	14	I/O	18
16	15	I/O	19
_	16	I/O	20
17	17	I/O	21
18	18	VCC	22
19	19	I/O	23
	_	I/O	24
20	20	I/O	25
l	21	I/O	26
21	22	I/O	27
22	_	I/O	28
23	23	I/O	29
24	24	I/O	30
25	25	M1-RDATA	31
26	26	M0-RTRIG	32
27	27	M2-I/O	33
28	28	HDC-I/O	34
29	29	I/O	35
30	30	LDC-I/O	36
l	31	I/O	37
_		I/O*	38
31	32	I/O	39
32	33	I/O	40
33	_	I/O*	41
34	34	ĪNIT-I/O	42
35	35	GND	43
36	36	I/O	44
37	37	I/O	45
38	38	I/O	46
39	39	I/O	47
_	40	I/O	48
_	41	I/O	49
40		I/O*	50
41		I/O*	51
42	42	I/O	52
43	43	XTL2(IN)-I/O	53

68 PLCC		XC3020A, XC3030A,		
XC3030A	XC3020A	XC3042A	84 PLCC	
44	44	RESET	54	
45	45	DONE-PG	55	
46	46	D7-I/O	56	
47	47	XTL1(OUT)-BCLKIN-I/O	57	
48	48	D6-I/O	58	
_	_	I/O	59	
49	49	D5-I/O	60	
50	50	CS0-I/O	61	
51	51	D4-I/O	62	
_	_	I/O	63	
52	52	VCC	64	
53	53	D3-I/O	65	
54	54	CS1-I/O	66	
55	55	D2-I/O	67	
_	_	I/O	68	
_	_	I/O*	69	
56	56	D1-I/O	70	
57	57	RDY/BUSY-RCLK-I/O	71	
58	58	D0-DIN-I/O	72	
59	59	DOUT-I/O	73	
60	60	CCLK	74	
61	61	A0-WS-I/O	75	
62	62	A1-CS2-I/O	76	
63	63	A2-I/O	77	
64	64	A3-I/O	78	
_	_	I/O*	79	
_	_	I/O*	80	
65	65	A15-I/O	81	
66	66	A4-I/O	82	
67	67	A14-I/O	83	
68	68	A5-I/O	84	
1	1	GND	1	
2	2	A13-I/O	2	
3	3	A6-I/O	3	
4	4	A12-I/O	4	
5	5	A7-I/O	5	
_	_	I/O*	6	
_	_	I/O*	7	
6	6	A11-I/O	8	
7	7	A8-I/O	9	
8	8	A10-I/O	10	
9	9	A9-I/O	11	

Unprogrammed IOBs have a default pull-up. This prevents an undefined pad level for unbonded or unused IOBs. Programmed outputs are default slew-rate limited.

This table describes the pinouts of three different chips in three different packages. The pin-description column lists 84 of the 118 pads on the XC3042A (and 84 of the 98 pads on the XC3030A) that are connected to the 84 package pins. Ten pads, indicated by an asterisk, do not exist on the XC3020A, which has 74 pads; therefore the corresponding pins on the 84-pin packages have no connections to an XC3020A. Six pads on the XC3020A and 16 pads on the XC3030A, indicated by a dash (—) in the 68 PLCC column, have no connection to the 68 PLCC, but are connected to the 84-pin packages.



### XC3064A/XC3090A/XC3195A 84-Pin PLCC Pinouts

XC3000A, XC3000L, XC3100A, and XC3100L families have identical pinouts

PLCC Pin Number	XC3064A, XC3090A, XC3195A			
12	PWRDN			
13	TCLKIN-I/O			
14	I/O			
15	I/O			
16	I/O			
17	I/O			
18	I/O			
19	I/O			
20	I/O			
21	GND*			
22	VCC			
23	I/O			
24	I/O			
25	I/O			
26	I/O			
27	I/O			
28	I/O			
29	I/O			
30	I/O			
31	M1-RDATA			
32	M0-RTRIG			
33	M2-I/O			
34	HDC-I/O			
35	I/O			
36	LDC-I/O			
37	I/O			
38	I/O			
39	I/O			
40	I/O			
41	INIT/I/O*			
42	VCC*			
43	GND			
44	I/O			
45	I/O			
46	I/O			
47	I/O			
48	I/O			
49	I/O			
50	I/O			
51	I/O			
52	1/0			
53	XTL2(IN)-I/O			

PLCC Pin Number	XC3064A, XC3090A, XC3195A			
54	RESET			
55	DONE-PG			
56	D7-I/O			
57	XTL1(OUT)-BCLKIN-I/O			
58	D6-I/O			
59	I/O			
60	D5-I/O			
61	CS0-I/O			
62	D4-I/O			
63	I/O			
64	VCC			
65	GND*			
66	D3-I/O*			
67	CS1-I/O*			
68	D2-I/O*			
69	I/O			
70	D1-I/O			
71	RDY/BUSY-RCLK-I/O			
72	D0-DIN-I/O			
73	DOUT-I/O			
74	CCLK			
75	A0-WS-I/O			
76	A1-CS2-I/O			
77	A2-I/O			
78	A3-I/O			
79	I/O			
80	I/O			
81	A15-I/O			
82	A4-I/O			
83	A14-I/O			
84	A5-I/O			
1	GND			
2	VCC*			
3	A13-I/O*			
4	A6-I/O*			
5	A12-I/O*			
6	A7-I/O*			
7	I/O			
8	A11-I/O			
9	A8-I/O			
10	A10-I/O			
11	A9-I/O			

<sup>\*</sup> In the PC84 package, XC3064A, XC3090A and XC3195A have additional VCC and GND pins and thus a different pin definition than XC3020A/XC3030A/XC3042A.



#### XC3000 Series 100-Pin QFP Pinouts

XC3000A, XC3000L, XC3100A, and XC3100L families have identical pinouts

Pin	No.	XC3020A Pin No. XC3020A		XC3020A	Pin No.		XC3020A	
PQFP	TQFP VQFP	XC3030A XC3042A	PQFP	TQFP VQFP	XC3030A XC3042A	PQFP	TQFP VQFP	XC3030A XC3042A
16	13	GND	50	47	I/O*	84	81	I/O*
17	14	A13-I/O	51	48	I/O*	85	82	I/O*
18	15	A6-I/O	52	49	M1-RD	86	83	I/O
19	16	A12-I/O	53	50	GND*	87	84	D5-I/O
20	17	A7-I/O	54	51	MO-RT	88	85	CS0-I/O
21	18	I/O*	55	52	VCC*	89	86	D4-I/O
22	19	I/O*	56	53	M2-I/O	90	87	I/O
23	20	A11-I/O	57	54	HDC-I/O	91	88	VCC
24	21	A8-I/O	58	55	I/O	92	89	D3-I/O
25	22	A10-I/O	59	56	LDC-I/O	93	90	CS1-I/O
26	23	A9-I/O	60	57	I/O*	94	91	D2-I/O
27	24	VCC*	61	58	I/O*	95	92	I/O
28	25	GND*	62	59	I/O	96	93	I/O*
29	26	PWRDN	63	60	I/O	97	94	I/O*
30	27	TCLKIN-I/O	64	61	I/O	98	95	D1-I/O
31	28	I/O**	65	62	ĪNIT-I/O	99	96	RDY/BUSY-RCLK-I/O
32	29	I/O*	66	63	GND	100	97	DO-DIN-I/O
33	30	I/O*	67	64	I/O	1	98	DOUT-I/O
34	31	I/O	68	65	I/O	2	99	CCLK
35	32	I/O	69	66	I/O	3	100	VCC*
36	33	I/O	70	67	I/O	4	1	GND*
37	34	I/O	71	68	I/O	5	2	AO-WS-I/O
38	35	I/O	72	69	I/O	6	3	A1-CS2-I/O
39	36	I/O	73	70	I/O	7	4	I/O**
40	37	I/O	74	71	I/O*	8	5	A2-I/O
41	38	VCC	75	72	I/O*	9	6	A3-I/O
42	39	I/O	76	73	XTL2-I/O	10	7	I/O*
43	40	I/O	77	74	GND*	11	8	I/O*
44	41	I/O	78	75	RESET	12	9	A15-I/O
45	42	I/O	79	76	VCC*	13	10	A4-I/O
46	43	I/O	80	77	DONE-PG	14	11	A14-I/O
47	44	I/O	81	78	D7-I/O	15	12	A5-I/O
48	45	I/O	82	79	BCLKIN-XTL1-I/O			
49	46	I/O	83	80	D6-I/O			

<sup>\*</sup> This table describes the pinouts of three different chips in three different packages. The pin-description column lists 100 of the 118 pads on the XC3042A that are connected to the 100 package pins. Two pads, indicated by double asterisks, do not exist on the XC3030A, which has 98 pads; therefore the corresponding pins have no connections. Twenty-six pads, indicated by single or double asterisks, do not exist on the XC3020A, which has 74 pads; therefore, the corresponding pins have no connections. (See table on page 65.)



# XC3000 Series 132-Pin Ceramic and Plastic PGA Pinouts

XC3000A, XC3000L, XC3100A, and XC3100L families have identical pinouts

PGA Pin Number	XC3042A XC3064A	PGA Pin Number	XC3042A XC3064A	PGA Pin Number	XC3042A XC3064A	PGA Pin Number	XC3042A XC3064A
C4	GND	B13	M1-RD	P14	RESET	М3	DOUT-I/O
A1	PWRDN	C11	GND	M11	VCC	P1	CCLK
C3	I/O-TCLKIN	A14	M0-RT	N13	DONE-PG	M4	VCC
B2	I/O	D12	VCC	M12	D7-I/O	L3	GND
В3	I/O	C13	M2-I/O	P13	XTL1-I/O-BCLKIN	M2	A0-WS-I/O
A2	I/O*	B14	HDC-I/O	N12	I/O	N1	A1-CS2-I/O
B4	I/O	C14	I/O	P12	I/O	M1	I/O
C5	I/O	E12	I/O	N11	D6-I/O	K3	I/O
А3	I/O*	D13	I/O	M10	I/O	L2	A2-I/O
A4	I/O	D14	LDC-I/O	P11	I/O*	L1	A3-I/O
B5	I/O	E13	I/O*	N10	I/O	K2	I/O
C6	I/O	F12	I/O	P10	I/O	J3	I/O
A5	I/O	E14	I/O	M9	D5-I/O	K1	A15-I/O
В6	I/O	F13	I/O	N9	CS0-I/O	J2	A4-I/O
A6	I/O	F14	I/O	P9	I/O*	J1	I/O*
B7	I/O	G13	I/O	P8	I/O*	H1	A14-I/O
C7	GND	G14	INIT-I/O	N8	D4-I/O	H2	A5-I/O
C8	VCC	G12	VCC	P7	I/O	Н3	GND
A7	I/O	H12	GND	M8	VCC	G3	VCC
B8	I/O	H14	I/O	M7	GND	G2	A13-I/O
A8	I/O	H13	I/O	N7	D3-I/O	G1	A6-I/O
A9	I/O	J14	I/O	P6	CS1-I/O	F1	I/O*
В9	I/O	J13	I/O	N6	I/O*	F2	A12-I/O
C9	I/O	K14	I/O	P5	I/O*	E1	A7-I/O
A10	I/O	J12	I/O	M6	D2-I/O	F3	I/O
B10	I/O	K13	I/O	N5	I/O	E2	I/O
A11	I/O*	L14	I/O*	P4	I/O	D1	A11-I/O
C10	I/O	L13	I/O	P3	I/O	D2	A8-I/O
B11	I/O	K12	I/O	M5	D1-I/O	E3	I/O
A12	I/O*	M14	I/O	N4	RDY/BUSY-RCLK-I/O	C1	I/O
B12	I/O	N14	I/O	P2	I/O	B1	A10-I/O
A13	I/O*	M13	XTL2(IN)-I/O	N3	I/O	C2	A9-I/O
C12	I/O	L12	GND	N2	D0-DIN-I/O	D3	VCC

<sup>\*</sup> Indicates unconnected package pins (14) for the XC3042A.



### XC3000 Series 144-Pin Plastic TQFP Pinouts

XC3000A, XC3000L, XC3100A, and XC3100L families have identical pinouts

Pin Number	XC3042A XC3064A XC3090A	Pin Number	XC3042A XC3064A XC3090A	Pin Number	XC3042A XC3064A XC3090A
1	PWRDN	49	I/O	97	I/O
2	I/O-TCLKIN	50	I/O*	98	I/O
3	I/O*	51	I/O	99	I/O*
4	I/O	52	I/O	100	I/O
5	I/O	53	ĪNĪT-I/O	101	I/O*
6	I/O*	54	VCC	102	D1-I/O
7	I/O	55	GND	103	RDY/BUSY-RCLK-I/O
8	I/O	56	I/O	104	I/O
9	I/O*	57	I/O	105	I/O
10	I/O	58	I/O	106	D0-DIN-I/O
11	I/O	59	I/O	107	DOUT-I/O
12	I/O	60	I/O	108	CCLK
13	I/O	61	I/O	109	VCC
14	I/O	62	I/O	110	GND
15	I/O*	63	I/O*	111	A0-WS-I/O
16	I/O	64	I/O*	112	A1-CS2-I/O
17	I/O	65	I/O	113	I/O
18	GND	66	I/O	114	I/O
19	VCC	67	I/O	115	A2-I/O
20	1/0	68	I/O	116	A3-I/O
21	1/0	69	XTL2(IN)-I/O	117	1/0
22	1/0	70	GND	118	1/0
23	I/O	71	RESET	119	A15-I/O
24	1/0	72	VCC	120	A4-I/O
25	I/O	73	DONE-PG	121	I/O*
26	I/O	74	D7-I/O	122	I/O*
27	I/O	75	XTL1(OUT)-BCLKIN-I/O	123	A14-I/O
28	I/O*	76	I/O	124	A5-I/O
29	I/O	77	I/O	125	I/O (XC3090 only)
30	I/O	78	D6-I/O	126	GND
31	I/O*	79	I/O	127	VCC
32	I/O*	80	I/O*	128	A13-I/O
33	1/0	81	I/O	129	A6-I/O
34	I/O*	82	I/O	130	I/O*
35	I/O	83	I/O*	131	I/O (XC3090 only)
36	M1-RD	84	D5-I/O	132	I/O*
37	GND	85	CS0-I/O	133	A12-I/O
38	M0-RT	86	I/O*	134	A7-I/O
39	VCC	87	I/O*	135	1/0
40	M2-I/O	88	D4-I/O	136	I/O
41	HDC-I/O	89	1/0	137	A11-I/O
42	1/0	90	VCC	138	A8-I/O
43	I/O	91	GND	139	1/0
44	1/0	92	D3-I/O	140	I/O
45	LDC-I/O	93	CS1-I/O	141	A10-I/O
46	I/O*	94	1/0*	142	A9-I/O
47	1/0	95	I/O*	143	VCC
48	I/O	96	D2-I/O	144	GND

<sup>\*</sup> Indicates unconnected package pins (24) for the XC3042A.



# XC3000 Series 160-Pin PQFP Pinouts

XC3000A, XC3000L, XC3100A, and XC3100L families have identical pinouts

PQFP Pin Number	XC3064A, XC3090A, XC3195A						
1	I/O*	41	GND	81	D7-I/O	121	CCLK
2	I/O*	42	M0-RTRIG	82	XTL1-I/O-BCLKIN	122	VCC
3	I/O*	43	VCC	83	I/O*	123	GND
4	I/O	44	M2-I/O	84	I/O	124	A0-WS-I/O
5	I/O	45	HDC-I/O	85	I/O	125	A1-CS2-I/O
6	I/O	46	I/O	86	D6-I/O	126	I/O
7	I/O	47	I/O	87	I/O	127	I/O
8	I/O	48	I/O	88	I/O	128	A2-I/O
9	I/O	49	LDC-I/O	89	I/O	129	A3-I/O
10	I/O	50	I/O*	90	I/O	130	I/O
11	I/O	51	I/O*	91	I/O	131	I/O
12	I/O	52	I/O	92	D5-I/O	132	A15-I/O
13	I/O	53	I/O	93	CS0-I/O	133	A4-I/O
14	I/O	54	I/O	94	I/O*	134	I/O
15	I/O	55	I/O	95	I/O*	135	I/O
16	I/O	56	I/O	96	I/O	136	A14-I/O
17	I/O	57	I/O	97	I/O	137	A5-I/O
18	I/O	58	I/O	98	D4-I/O	138	I/O*
19	GND	59	ĪNIT-I/O	99	I/O	139	GND
20	VCC	60	VCC	100	VCC	140	VCC
21	I/O*	61	GND	101	GND	141	A13-I/O
22	I/O	62	I/O	102	D3-I/O	142	A6-I/O
23	I/O	63	I/O	103	CS1-I/O	143	I/O*
24	I/O	64	I/O	104	I/O	144	I/O*
25	I/O	65	I/O	105	I/O	145	I/O
26	I/O	66	I/O	106	I/O*	146	I/O
27	I/O	67	I/O	107	I/O*	147	A12-I/O
28	I/O	68	I/O	108	D2-I/O	148	A7-I/O
29	I/O	69	I/O	109	I/O	149	I/O
30	I/O	70	I/O	110	I/O	150	I/O
31	I/O	71	I/O	111	I/O	151	A11-I/O
32	I/O	72	I/O	112	I/O	152	A8-I/O
33	I/O	73	I/O	113	I/O	153	I/O
34	I/O	74	I/O	114	D1-I/O	154	I/O
35	I/O	75	I/O*	115	RDY/BUSY-RCLK-I/O	155	A10-I/O
36	I/O	76	XTL2-I/O	116	I/O	156	A9-I/O
37	I/O	77	GND	117	I/O	157	VCC
38	I/O*	78	RESET	118	I/O*	158	GND
39	I/O*	79	VCC	119	D0-DIN-I/O	159	PWRDWN
40	M1-RDATA	80	DONE/PG	120	DOUT-I/O	160	TCLKIN-I/O

<sup>\*</sup> Indicates unconnected package pins (18) for the XC3064A.



### XC3000 Series 175-Pin Ceramic and Plastic PGA Pinouts

XC3000A, XC3000L, XC3100A, and XC3100L families have identical pinouts

PGA Pin Number	XC3090A, XC3195A	PGA Pin Number	XC3090A, XC3195A	PGA Pin Number	XC3090A, XC3195A	PGA Pin Number	XC3090A, XC3195A
B2	PWRDN	D13	I/O	R14	DONE-PG	N4	DOUT-I/O
D4	TCLKIN-I/O	B14	M1-RDATA	N13	D7-I/O	R2	CCLK
В3	I/O	C14	GND	T14	XTL1(OUT)-BCLKIN-I/O	P3	VCC
C4	I/O	B15	M0-RTRIG	P13	I/O	N3	GND
B4	I/O	D14	VCC	R13	I/O	P2	A0-WS-I/O
A4	I/O	C15	M2-I/O	T13	I/O	М3	A1-CS2-I/O
D5	I/O	E14	HDC-I/O	N12	I/O	R1	I/O
C5	I/O	B16	I/O	P12	D6-I/O	N2	I/O
B5	I/O	D15	I/O	R12	I/O	P1	A2-I/O
A5	I/O	C16	I/O	T12	I/O	N1	A3-I/O
C6	I/O	D16	LDC-I/O	P11	I/O	L3	I/O
D6	I/O	F14	I/O	N11	I/O	M2	I/O
В6	I/O	E15	I/O	R11	I/O	M1	A15-I/O
A6	I/O	E16	I/O	T11	D5-I/O	L2	A4-I/O
В7	I/O	F15	I/O	R10	CS0-I/O	L1	I/O
C7	I/O	F16	I/O	P10	I/O	K3	I/O
D7	I/O	G14	I/O	N10	I/O	K2	A14-I/O
A7	I/O	G15	I/O	T10	I/O	K1	A5-I/O
A8	I/O	G16	I/O	Т9	I/O	J1	I/O
B8	I/O	H16	I/O	R9	D4-I/O	J2	I/O
C8	I/O	H15	ĪNIT-I/O	P9	I/O	J3	GND
D8	GND	H14	VCC	N9	VCC	H3	VCC
D9	VCC	J14	GND	N8	GND	H2	A13-I/O
C9	I/O	J15	I/O	P8	D3-I/O	H1	A6-I/O
В9	I/O	J16	I/O	R8	CS1-I/O	G1	I/O
A9	I/O	K16	I/O	T8	I/O	G2	I/O
A10	I/O	K15	I/O	T7	I/O	G3	I/O
D10	I/O	K14	I/O	N7	I/O	F1	I/O
C10	I/O	L16	I/O	P7	I/O	F2	A12-I/O
B10	I/O	L15	I/O	R7	D2-I/O	E1	A7-I/O
A11	I/O	M16	I/O	T6	I/O	E2	I/O
B11	I/O	M15	I/O	R6	I/O	F3	I/O
D11	I/O	L14	I/O	N6	I/O	D1	A11-I/O
C11	I/O	N16	I/O	P6	I/O	C1	A8-I/O
A12	I/O	P16	I/O	T5	I/O	D2	I/O
B12	I/O	N15	I/O	R5	D1-I/O	B1	I/O
C12	I/O	R16	1/0	P5	RDY/BUSY-RCLK-I/O	E3	A10-I/O
D12	I/O	M14	I/O	N5	I/O	C2	A9-I/O
A13	I/O	P15	XTL2(IN)-I/O	T4	I/O	D3	VCC
B13	I/O	N14	GND	R4	I/O	C3	GND
C13	I/O	R15	RESET	P4	I/O		
A14	I/O	P14	VCC	R3	D0-DIN-I/O		

Unprogrammed IOBs have a default pull-up. This prevents an undefined pad level for unbonded or unused IOBs. Programmed outputs are default slew-rate limited.

Pins A2, A3, A15, A16, T1, T2, T3, T15 and T16 are not connected. Pin A1 does not exist.



# XC3000 Series 176-Pin TQFP Pinouts

XC3000A, XC3000L, XC3100A, and XC3100L families have identical pinouts

Pin Number	XC3090A
1	PWRDWN
2	TCLKIN-I/O
3	I/O
4	I/O
5	I/O
6	I/O
7	I/O
8	I/O
9	I/O
10	I/O
11	I/O
12	I/O
13	I/O
14	I/O
15	I/O
16	I/O
17	I/O
18	I/O
19	I/O
20	I/O
21	I/O
22	GND
23	VCC
24	I/O
25	I/O
26	I/O
27	I/O
28	I/O
29	I/O
30	I/O
31	I/O
32	I/O
33	I/O
34	I/O
35	I/O
36	I/O
37	I/O
38	I/O
39	I/O
40	I/O
41	I/O
42	I/O
43	I/O

Pin Number	XC3090A
45	M1-RDATA
46	GND
47	M0-RTRIG
48	VCC
49	M2-I/O
50	HDC-I/O
51	I/O
52	I/O
53	I/O
54	LDC-I/O
55	-
56	I/O
57	I/O
58	I/O
59	I/O
60	I/O
61	I/O
62	I/O
63	I/O
64	I/O
65	ĪNIT-I/O
66	VCC
67	GND
68	I/O
69	I/O
70	I/O
71	I/O
72	I/O
73	I/O
74	I/O
75	I/O
76	I/O
77	I/O
78	I/O
79	I/O
80	I/O
81	I/O
82	-
83	-
84	I/O
85	XTAL2(IN)-I/O
86	GND
87	RESET

89 DONE-PG 90 D7-I/O 91 XTAL1(OUT)-BCLKIN-I/O 92 I/O 93 I/O 94 I/O 95 I/O 96 D6-I/O 97 I/O 98 I/O 99 I/O 100 I/O 101 I/O 102 D5-I/O 103 CSO-I/O 104 I/O 105 I/O 106 I/O 107 I/O 108 D4-I/O 109 I/O 110 VCC 111 GND 112 D3-I/O 113 CS1-I/O 114 I/O 115 I/O 115 I/O 116 I/O 117 I/O 118 D2-I/O 119 I/O 119 I/O 111 GND 111 I/O 112 D3-I/O 113 CS1-I/O 114 I/O 115 I/O 116 I/O 117 I/O 118 D2-I/O 119 I/O 110 I/O 110 I/O 1110 I/O 1111 I/O 1120 I/O 1121 I/O 1121 I/O 1121 I/O 1122 I/O 1123 I/O 1124 D1-I/O 1126 I/O 1127 I/O 1128 I/O 1129 I/O 1131 DOUT-I/O 131 CCLK	Pin Number	XC3090A
90 D7-I/O 91 XTAL1(OUT)-BCLKIN-I/O 92 I/O 93 I/O 94 I/O 95 I/O 96 D6-I/O 97 I/O 98 I/O 99 I/O 100 I/O 101 I/O 102 D5-I/O 103 CSO-I/O 104 I/O 105 I/O 106 I/O 107 I/O 108 D4-I/O 109 I/O 110 VCC 111 GND 112 D3-I/O 113 CS1-I/O 114 I/O 115 I/O 115 I/O 110 VCC 111 GND 111 I/O 112 D3-I/O 113 CS1-I/O 114 I/O 115 I/O 116 I/O 117 I/O 118 D2-I/O 119 I/O 110 I/O 110 I/O 1110 I/O 1111 I/O 112 D3-I/O 113 CS1-I/O 114 I/O 115 I/O 116 I/O 117 I/O 118 D2-I/O 119 I/O 120 I/O 121 I/O 122 I/O 123 I/O 124 D1-I/O 125 RDY/BUSY-RCLK-I/O 126 I/O 127 I/O 128 I/O 129 I/O 130 D0-DIN-I/O 131 DOUT-I/O		DONE-PG
92    I/O    93    I/O    94    I/O    95    I/O    96    D6-I/O    97    I/O    98    I/O    99    I/O    99    I/O    100    I/O    101    I/O    102    D5-I/O    103    CSO-I/O    104    I/O    105    I/O    106    I/O    107    I/O    108    D4-I/O    109    I/O    110    VCC    111    GND    112    D3-I/O    113    CS1-I/O    114    I/O    115    I/O    116    I/O    117    I/O    118    D2-I/O    119    I/O    119    I/O    110    I/O    110    I/O    1110    I/O    11110    I/O    111110    I/O    111110    I/O    111110    I/O    I/O	90	
92    I/O    93    I/O    94    I/O    95    I/O    96    D6-I/O    97    I/O    98    I/O    99    I/O    99    I/O    100    I/O    101    I/O    102    D5-I/O    103    CSO-I/O    104    I/O    105    I/O    106    I/O    107    I/O    108    D4-I/O    109    I/O    110    VCC    111    GND    112    D3-I/O    113    CS1-I/O    114    I/O    115    I/O    116    I/O    117    I/O    118    D2-I/O    119    I/O    119    I/O    110    I/O    110    I/O    1110    I/O    11110    I/O    111110    I/O    111110    I/O    111110    I/O    I/O	91	XTAL1(OUT)-BCLKIN-I/O
93    I/O    94    I/O    95    I/O    96    D6-I/O    97    I/O    98    I/O    99    I/O    99    I/O    100    I/O    101    I/O    102    D5-I/O    103    CSO-I/O    104    I/O    105    I/O    106    I/O    107    I/O    108    D4-I/O    109    I/O    110    VCC    111    GND    112    D3-I/O    113    CS1-I/O    114    I/O    115    I/O    116    I/O    117    I/O    118    D2-I/O    119    I/O    119    I/O    110    I/O    110    I/O    1110    I/O    1111    I/O    1111    I/O    1112    I/O    I/O    1114    I/O    I/O    115    I/O    I/O    117    I/O    I/O    120    I/O    I/O    121    I/O    I/O    122    I/O    I/O    123    I/O    I/O    124    D1-I/O    125    RDY/BUSY-RCLK-I/O    126    I/O    127    I/O    128    I/O    129    I/O    130    DO-DIN-I/O    131    DOUT-I/O    131	92	
95	93	
96	94	I/O
97    I/O    98    I/O    99    I/O    100    I/O    101    I/O    102    D5-I/O    103    CSO-I/O    104    I/O    105    I/O    106    I/O    107    I/O    108    D4-I/O    109    I/O    110    VCC    111    GND    112    D3-I/O    113    CS1-I/O    114    I/O    115    I/O    116    I/O    117    I/O    118    D2-I/O    119    I/O    119    I/O    119    I/O    120    I/O    121    I/O    121    I/O    122    I/O    123    I/O    124    D1-I/O    126    I/O    127    I/O    128    I/O    129    I/O    129    I/O    130    D0-DIN-I/O    131    DOUT-I/O	95	I/O
98    I/O    99    I/O    100    I/O    101    I/O    102    D5-I/O    103    CSO-I/O    104    I/O    105    I/O    106    I/O    107    I/O    108    D4-I/O    109    I/O    110    VCC    111    GND    112    D3-I/O    113    CS1-I/O    114    I/O    115    I/O    116    I/O    117    I/O    118    D2-I/O    118    D2-I/O    119    I/O    120    I/O    121    I/O    121    I/O    122    I/O    123    I/O    124    D1-I/O    126    I/O    127    I/O    128    I/O    129    I/O    129    I/O    130    D0-DIN-I/O    131    DOUT-I/O    100    DOUT-I/O    DOUT	96	D6-I/O
99    I/O    100    I/O    101    I/O    102    D5-I/O    103    CSO-I/O    104    I/O    105    I/O    106    I/O    107    I/O    108    D4-I/O    109    I/O    110    VCC    111    GND    112    D3-I/O    113    CS1-I/O    114    I/O    115    I/O    116    I/O    117    I/O    118    D2-I/O    119    I/O    119    I/O    120    I/O    121    I/O    121    I/O    122    I/O    123    I/O    124    D1-I/O    125    RDY/BUSY-RCLK-I/O    126    I/O    127    I/O    128    I/O    129    I/O    130    DO-DIN-I/O    131    DOUT-I/O    131    DOUT-I/O    131    DOUT-I/O    131    DOUT-I/O    131    DOUT-I/O    131    DOUT-I/O    100    DOUT-I/O    DOUT-	97	I/O
100 I/O 101 I/O 102 D5-I/O 103 CS0-I/O 104 I/O 105 I/O 106 I/O 107 I/O 108 D4-I/O 110 VCC 111 GND 112 D3-I/O 114 I/O 115 I/O 116 I/O 117 I/O 118 D2-I/O 119 I/O 110 I/O 110 I/O 111 I/O 111 I/O 112 D3-I/O 114 I/O 115 I/O 116 I/O 117 I/O 118 D2-I/O 119 I/O 119 I/O 120 I/O 121 I/O 121 I/O 122 I/O 123 I/O 124 D1-I/O 125 RDY/BUSY-RCLK-I/O 126 I/O 127 I/O 128 I/O 129 I/O 130 D0-DIN-I/O 131 DOUT-I/O	98	I/O
101 I/O 102 D5-I/O 103 CS0-I/O 104 I/O 105 I/O 106 I/O 107 I/O 108 D4-I/O 109 I/O 110 VCC 111 GND 112 D3-I/O 114 I/O 115 I/O 116 I/O 117 I/O 118 D2-I/O 119 I/O 110 I/O 110 I/O 111 I/O 111 I/O 112 I/O 114 I/O 115 I/O 116 I/O 117 I/O 118 D2-I/O 119 I/O 120 I/O 121 I/O 122 I/O 123 I/O 124 D1-I/O 125 RDY/BUSY-RCLK-I/O 126 I/O 127 I/O 128 I/O 129 I/O 130 D0-DIN-I/O 131 DOUT-I/O	99	I/O
102 D5-I/O 103 CSO-I/O 104 I/O 105 I/O 106 I/O 107 I/O 108 D4-I/O 109 I/O 110 VCC 111 GND 112 D3-I/O 114 I/O 115 I/O 116 I/O 117 I/O 118 D2-I/O 119 I/O 119 I/O 1110 I/O 1111 I/O 1111 I/O 112 I/O 114 I/O 115 I/O 116 I/O 117 I/O 118 D2-I/O 119 I/O 120 I/O 121 I/O 122 I/O 123 I/O 124 D1-I/O 125 RDY/BUSY-RCLK-I/O 126 I/O 127 I/O 128 I/O 129 I/O 130 D0-DIN-I/O 131 DOUT-I/O	100	I/O
103	101	I/O
104    I/O    105    I/O    106    I/O    107    I/O    108    D4-I/O    109    I/O    110    VCC    111    GND    112    D3-I/O    115    I/O    116    I/O    117    I/O    118    D2-I/O    119    I/O    120    I/O    121    I/O    122    I/O    123    I/O    124    D1-I/O    125    RDY/BUSY-RCLK-I/O    126    I/O    127    I/O    128    I/O    129    I/O    129    I/O    130    D0-DIN-I/O    131    DOUT-I/O    131    DOUT-I/O    131    DOUT-I/O    131    DOUT-I/O    100    DO-DIN-I/O    131    DOUT-I/O    100    DO-DIN-I/O    131    DOUT-I/O    DOUT-	102	D5-I/O
105	103	CS0-I/O
106	104	I/O
107	105	I/O
108 D4-I/O 109 I/O 110 VCC 111 GND 112 D3-I/O 113 CS1-I/O 114 I/O 115 I/O 116 I/O 117 I/O 118 D2-I/O 119 I/O 120 I/O 121 I/O 122 I/O 123 I/O 124 D1-I/O 125 RDY/BUSY-RCLK-I/O 126 I/O 127 I/O 128 I/O 129 I/O 130 D0-DIN-I/O 131 DOUT-I/O	106	I/O
109	107	I/O
110 VCC 111 GND 112 D3-I/O 113 CS1-I/O 114 I/O 115 I/O 116 I/O 117 I/O 118 D2-I/O 119 I/O 120 I/O 121 I/O 122 I/O 123 I/O 124 D1-I/O 125 RDY/BUSY-RCLK-I/O 126 I/O 127 I/O 128 I/O 129 I/O 130 D0-DIN-I/O 131 DOUT-I/O	108	D4-I/O
111 GND 112 D3-I/O 113 CS1-I/O 114 I/O 115 I/O 116 I/O 117 I/O 118 D2-I/O 119 I/O 120 I/O 121 I/O 122 I/O 123 I/O 124 D1-I/O 125 RDY/BUSY-RCLK-I/O 126 I/O 127 I/O 128 I/O 129 I/O 130 D0-DIN-I/O 131 DOUT-I/O	109	I/O
112 D3-I/O  113 CS1-I/O  114 I/O  115 I/O  116 I/O  117 I/O  118 D2-I/O  119 I/O  120 I/O  121 I/O  122 I/O  123 I/O  124 D1-I/O  125 RDY/BUSY-RCLK-I/O  126 I/O  127 I/O  128 I/O  130 D0-DIN-I/O  131 DOUT-I/O	110	VCC
113	111	GND
114	112	D3-I/O
115	113	CS1-I/O
116	114	I/O
117	115	I/O
118 D2-I/O 119 I/O 120 I/O 121 I/O 122 I/O 123 I/O 124 D1-I/O 125 RDY/BUSY-RCLK-I/O 126 I/O 127 I/O 128 I/O 129 I/O 130 D0-DIN-I/O 131 DOUT-I/O	116	I/O
119 I/O 120 I/O 121 I/O 121 I/O 122 I/O 123 I/O 124 D1-I/O 125 RDY/BUSY-RCLK-I/O 126 I/O 127 I/O 128 I/O 129 I/O 130 D0-DIN-I/O 131 DOUT-I/O	117	I/O
120 I/O 121 I/O 122 I/O 123 I/O 124 D1-I/O 125 RDY/BUSY-RCLK-I/O 126 I/O 127 I/O 128 I/O 129 I/O 130 D0-DIN-I/O 131 DOUT-I/O	118	D2-I/O
121 I/O 122 I/O 123 I/O 124 D1-I/O 125 RDY/BUSY-RCLK-I/O 126 I/O 127 I/O 128 I/O 129 I/O 130 D0-DIN-I/O 131 DOUT-I/O	119	I/O
122 I/O 123 I/O 124 D1-I/O 125 RDY/BUSY-RCLK-I/O 126 I/O 127 I/O 128 I/O 129 I/O 130 D0-DIN-I/O 131 DOUT-I/O	120	I/O
123 I/O 124 D1-I/O 125 RDY/BUSY-RCLK-I/O 126 I/O 127 I/O 128 I/O 129 I/O 130 D0-DIN-I/O 131 DOUT-I/O	121	I/O
124 D1-I/O 125 RDY/BUSY-RCLK-I/O 126 I/O 127 I/O 128 I/O 129 I/O 130 D0-DIN-I/O 131 DOUT-I/O	122	I/O
125 RDY/BUSY-RCLK-I/O 126 I/O 127 I/O 128 I/O 129 I/O 130 D0-DIN-I/O 131 DOUT-I/O	123	I/O
126 I/O 127 I/O 128 I/O 129 I/O 130 D0-DIN-I/O 131 DOUT-I/O	124	
127 I/O 128 I/O 129 I/O 130 D0-DIN-I/O 131 DOUT-I/O	125	RDY/BUSY-RCLK-I/O
128 I/O 129 I/O 130 D0-DIN-I/O 131 DOUT-I/O	126	I/O
129 I/O 130 D0-DIN-I/O 131 DOUT-I/O	127	I/O
130 D0-DIN-I/O 131 DOUT-I/O	128	I/O
131 DOUT-I/O	129	
	130	D0-DIN-I/O
132 CCLK	131	DOUT-I/O
	132	CCLK

Pin	XC3090A
Number	ACSUSUA
133	VCC
134	GND
135	A0-WS-I/O
136	A1-CS2-I/O
137	-
138	I/O
139	I/O
140	A2-I/O
141	A3-I/O
142	-
143	-
144	I/O
145	I/O
146	A15-I/O
147	A4-I/O
148	I/O
149	I/O
150	A14-I/O
151	A5-I/O
152	I/O
153	I/O
154	GND
155	VCC
156	A13-I/O
157	A6-I/O
158	I/O
159	I/O
160	-
161	-
162	I/O
163	I/O
164	A12-I/O
165	A7-I/O
166	I/O
167	I/O
168	1
169	A11-I/O
170	A8-I/O
171	I/O
172	I/O
173	A10-I/O
174	A9-I/O
175	VCC
	. 30

Unprogrammed IOBs have a default pull-up. This prevents an undefined pad level for unbonded or unused IOBs. Programmed outputs are default slew-rate limited.

44

GND

176



# XC3000 Series 208-Pin PQFP Pinouts

XC3000A, and XC3000L families have identical pinouts

Pin Number	XC3090A
1	
2	GND
3	PWRDWN
4	TCLKIN-I/O
5	I/O
6	I/O
7	I/O
8	I/O
9	I/O
10	I/O
11	I/O
12	I/O
13	I/O
14	I/O
15	_
16	I/O
17	I/O
18	I/O
19	I/O
20	I/O
21	I/O
22	I/O
23	I/O
24	I/O
25	GND
26	VCC
27	I/O
28	I/O
29	I/O
30	I/O
31	1/0
32	I/O
33	1/0
34	1/0
35	1/0
36	I/O
37	-
47	I/O
48	
49	GND
50	M0-RTRIG
51	_
52	
48 49 50 51	M1-RDATA GND

Number	XC3090A
53	
54	-
55	VCC
56	M2-I/O
57	HDC-I/O
58	I/O
59	I/O
60	I/O
61	LDC-I/O
62	I/O
63	I/O
64	_
65	_
66	_
67	_
68	I/O
69	I/O
70	I/O
71	1/0
72	-
73	
74	I/O
75	1/0
76	1/0
77	INIT-I/O
78	VCC
79	GND
80	I/O
81	1/0
82	I/O
83	
84	-
85	1/0
86	1/0
87	1/0
88	1/0
89	I/O
90	-
91	-
92	-
93	I/O
94	I/O
95	I/O
96	I/O
97	I/O
98	I/O
99	I/O
100	XTL2-I/O
101	GND
102	RESET
103	-
104	_

Pin Number	XC3090A
105	-
106	VCC
107	D/P
108	_
109	D7-I/O
110	XTL1-BCLKIN-I/O
111	I/O
112	I/O
113	I/O
114	
	1/0
115	D6-I/O
116	1/0
117	I/O
118	I/O
119	_
120	I/O
121	I/O
122	D5-I/O
123	CS0-I/O
124	I/O
125	I/O
126	I/O
127	I/O
128	D4-I/O
129	I/O
130	VCC
131	GND
132	D3-I/O
133	CS1-I/O
134	I/O
135	I/O
136	I/O
137	I/O
138	D2-I/O
139	1/0
140	1/0
141	I/O
142	-
143	1/0
144	I/O
145	D1-I/O
146	RDY/BUSY-RCLK-I/O
147	I/O
148	I/O
149	I/O
150	I/O
151	DIN-D0-I/O
152	DOUT-I/O
153	CCLK
154	VCC
155	-
156	_
. 50	

Pin Number	XC3090A
157	_
158	_
159	_
160	GND
161	WS-A0-I/O
162	CS2-A1-I/O
163	I/O
164	I/O
165	A2-I/O
166	A3-I/O
167	I/O
168	I/O
169	_
170	_
171	_
172	A15-I/O
173	A4-I/O
174	I/O
175	I/O
176	-
177	
178	A14-I/O
179	A5-I/O
180	I/O
181	1/0
182	GND
183	VCC
184	A13-I/O
	A6-I/O
185	
186 187	I/O I/O
188	_
189	-
190	1/0
191	1/0
192	A12-I/O
193	A7-I/O
194	
195	_
196	
197	I/O
198	I/O
199	A11-I/O
200	A8-I/O
201	I/O
202	I/O
203	A10-I/O
204	A9-I/O
205	VCC
206	
207	
208	-

<sup>\*</sup> In PQ208, XC3090A and XC3195A have different pinouts.



# XC3195A PQ208 Pinouts

Pin Description	PQ208
A9-I/O	206
A10-I/O	205
I/O	204
I/O	203
I/O	202
I/O	201
A8-I/O	200
A11-I/O	199
I/O	198
I/O	197
I/O	196
I/O	194
A7-I/O	193
A12-I/O	192
I/O	191
I/O	190
I/O	189
I/O	188
I/O	187
I/O	186
A6-I/O	185
A13-I/O	184
VCC	183
GND	182
I/O	181
I/O	180
A5-I/O	179
A14-I/O	178
I/O	177
I/O	176
I/O	175
I/O	174
A4-I/O	173
A15-I/O	172
I/O	171
I/O	169
I/O	168
I/O	167
A3-I/O	166
A2-I/O	165
I/O	164
I/O	163
I/O	162
I/O	161
A1-CS2-I/O	160
A0-WS-I/O	159
GND	158
VCC	157
CCLK	156
DOUT-I/O	155

Pin Description	PQ208
D0-DIN-I/O	154
I/O	153
I/O	152
I/O	151
I/O	150
RDY/BUSY-RCLK-I/O	149
D1-I/O	148
I/O	147
I/O	146
I/O	145
I/O	144
I/O	141
I/O	140
I/O	139
D2-I/O	138
I/O	137
I/O	136
I/O	135
I/O	134
CS1-I/O	133
D3-I/O	132
GND	131
VCC	130
I/O	129
D4-I/O	128
I/O	127
I/O	126
I/O	125
I/O	124
CS0-I/O	123
D5-I/O	122
I/O	121
I/O	120
I/O	119
I/O	118
I/O	117
I/O	116
I/O	115
D6-I/O	114
I/O	113
1/0	112
I/O	111
1/0	
XTLX1(OUT)BCLKN-I/O	110 109
D7-I/O	108
D/P	107
VCC	106
RESET	105
GND	104

Pin Description	PQ208
I/O	102
I/O	101
I/O	100
I/O	99
I/O	98
I/O	97
I/O	96
1/0	95
1/0	94
1/0	93
I/O	92
I/O	89
I/O	88
I/O	87
I/O	86
I/O	85
I/O	84
I/O	83
I/O	82
I/O	81
I/O	80
GND	79
VCC	78
INIT	77
1/0	76
1/0	75
1/0	74
1/0	73
1/0	72
I/O	71
I/O	70
I/O	69
I/O	68
I/O	67
I/O	66
I/O	63
I/O	62
I/O	61
I/O	60
LDC-I/O	59
I/O	58
I/O	57
I/O	56
HDC-I/O	55
M2-I/O	54
VCC	53
M0-RTIG	52
GND	51
M1/RDATA	50
I/O	49

Pin Description	PQ208
I/O	48
I/O	47
I/O	46
I/O	45
I/O	44
I/O	43
I/O	42
I/O	41
I/O	40
1/0	39
1/0	38
I/O	37
I/O	36
I/O	35
I/O	34
I/O	33
I/O	32
I/O	31
I/O	30
I/O	29
I/O	28
VCC	27
GND	26
I/O	25
I/O	24
I/O	23
I/O	22
I/O	21
1/0	20
1/0	19
1/0	
	18
1/0	17
1/0	14
I/O	13
I/O	12
I/O	11
I/O	10
I/O	9
I/O	8
I/O	7
I/O	6
I/O	5
I/O	4
I/O	3
TCLKIN-I/O	2
PWRDN	1
GND	208
VCC	207
	+

Unprogrammed IOBs have a default pull-up. This prevents an undefined pad level for unbonded or unused IOBs. Programmed outputs are default slew-rate limited.

In the PQ208 package, pins 15, 16, 64, 65, 90, 91, 142, 143, 170 and 195 are not connected.

<sup>\*</sup> In PQ208, XC3090A and XC3195A have different pinouts.



# **Product Availability**

Pins		44	64	68	8	4	100		132 144		144	160	175		176	208	
Туре		Plast. PLCC	Plast. VQFP	Plast. PLCC	Plast. PLCC	Cer. PGA	Plast. PQFP	Plast. TQFP	Plast. VQFP	Plast. PGA	Cer. PGA	Plast. TQFP	Plast. PQFP	Plast. PGA	Cer. PGA	Plast. TQFP	Plast. PQFP
Code		PC44	VQ64	PC68	PC84	PG84	PQ100	TQ100	VQ100	PP132	PG132	TQ144	PQ160	PP175	PG175	TQ176	PQ208
V00000A	-7			CI	CI		CI										
XC3020A	-6			С	С		С										
XC3030A	-7	CI	CI	CI	CI		CI		CI								
X03030A	-6	С	С	С	С		С		С								
XC3042A	-7				CI	CI	CI		CI		CI	CI					
7.000 1271	-6				С	С	С		С		С	С					
XC3064A	-7				CI					CI	CI	CI	CI				
	-6				С					С	С	С	С	01	01	01	01
XC3090A	-7				CI							CI	CI	CI	CI	CI	CI
\(\(\text{O}\)000001	-6				С							С	С	С	С	С	С
XC3020L XC3030L	-8		CI		CI				CI								
XC3030L XC3042L	-8 -8		CI		CI				CI			CI					
XC3042L XC3064L	-o -8				CI				CI			CI					
XC3004L XC3090L	-8				CI							CI				CI	
X03030E	-4			CI	CI		CI					0				Oi	
	-3			CI	CI		CI										
XC3120A	-2			CI	CI		CI										
	-1			С	С		С										
	-09			С	С		С										
	-4	CI	CI	CI	CI		CI		CI								
	-3	CI	CI	CI	CI		CI		CI								
XC3130A	-2	CI	CI	CI	CI		CI		CI								
	-1	С	С	С	С		С		С								
	-09	С	С	С	С		С		С								
	-4				CI		CI		С			CI					
	-3				CI		CI		CI			CI					
XC3142A	-2				CI		CI		CI			CI					
	-1				С		С		С			С					
	-09				С		С		С			С					
	-4				CI							CI	CI				
XC3164A	-3				CI							CI	CI				
	-2				CI							CI	CI				
	-1 -09				C							С	C				
	-4				CI							CI	CI	CI	CI	CI	CI
	-4				CI							CI	CI	CI	CI	CI	CI
XC3190A	-3 -2				CI							CI	CI	CI	CI	CI	CI
	-1				C							С	C	С	C	C	C
	-09				С							С	С	С	С	С	С
	-4				CI								CI	CI	CI		CI
	-3				CI								CI	CI	CI		CI
XC3195A	-2				CI								CI	CI	CI		CI
	-1				С								С	С	С		С
	-09				С								С	С	С		С
				1	1		1		1	1			1				



Pins	44	64	68	8	4		100		13	32	144	160	17	75	176	208
Туре	Plast. PLCC	Plast. VQFP	Plast. PLCC	Plast. PLCC	Cer. PGA	Plast. PQFP	Plast. TQFP	Plast. VQFP	Plast. PGA	Cer. PGA	Plast. TQFP	Plast. PQFP	Plast. PGA	Cer. PGA	Plast. TQFP	Plast. PQFP
Code	PC44	VQ64	PC68	PC84	PG84	PQ100	TQ100	VQ100	PP132	PG132	TQ144	PQ160	PP175	PG175	TQ176	PQ208
XC3142L				С				С			С					
AC3142L				С				С			С					
XC3190L				С							С				С	
AC3190L				С							С				С	

Notes: C = Com


C = Commercial,  $T_J = 0^\circ$  to +85°C

I = Industrial,  $T_J = -40^{\circ}$  to  $+100^{\circ}$ C

# **Number of Available I/O Pins**

			Number of Package Pins									
	Max I/O	44	64	68	84	100	132	144	160	175	176	208
XC3020A/XC3120A	64			58	64	64						
XC3030A/XC3130A	80	34	54	58	74	80						
XC3042A/3142A	96				74	82	96	96				
XC2064A/XC3164A	120				70		110	120	120			
XC3090A/XC3190A	144				70			122	138	144	144	144
XC3195A	176				70				138	144		176

# **Ordering Information**



### **Revision History**

Date	Revision
11/98	Revised version number to 3.1, removed XC3100A-5 obsolete packages.