



QUAD TRAKKING™ POWER SUPPLY MANAGER WITH 1% UV/OV THRESHOLD ACCURACY

FEATURES & APPLICATIONS

- 1% OV and UV Threshold Accuracy
- Programmable Softstart, Tracking and Voltage Monitoring Functions
- Controls 4 Independent Supplies Down to 0.9V Programmable Bus-Side and Card-Side UV and OV Thresholds
- Guarantees Differential Supply Tracking
- Operates From Any One of Four Supply Voltages down to 2.7V
- Four independent RST#s, two IRQ#s, CROWBAR and Circuit breaker functions
- I²C 2-Wire Serial Bus Interface for Programming, Power On/Off and Operational Status
- 256X8 Nonvolatile EEPROM Memory Array

Applications

- Power Supply Management
- Telecom/Datacom Motherboards/Servers
- Mezzanine Line Cards
- Compact PCI[™] Hot Swap Control
- Network Processors, DSPs, ASICs

INTRODUCTION


The SMT4004A trakkertm is a fully integrated programmable voltage manager IC, providing precision accuracy ($\pm 1\%$) supervisory functions and tracking control for up to four independent power supplies. The four internal managers perform the following functions: monitor source (bus-side) voltages for under-voltage and over-voltage conditions, monitor back end (card-side) voltages for under-voltage conditions, ensure voltages to the card-side track within specified parametric limits, and provide status information to a host processor.

The SMT4004A incorporates nonvolatile programmable circuits for setting all monitored thresholds for each manager. Individual functions are also programmable allowing Interrupts or Reset conditions to be generated by many combinations of events. Also included are nonvolatile fault status registers and a 2K-bit (256 byte) nonvolatile memory.

User programming of configuration and control values is simplified with the interface adapter (SMX3200) and Windows GUI software obtainable from Summit Microelectronics.

1

SIMPLIFIED APPLICATIONS DRAWING



Note: This is an applications example only. Some pins, components and values are not shown.

© Summit Microelectronics, Inc. 2003 • 300 Orchard City Drive, #131 • Campbell CA 95008 • Phone 408 378-6461 • FAX 408 378-6586 • www.summitmicro.com



DETAILED DEVICE DESCRIPTION

SUPPLY MANAGERS

The SMT4004A has four distinct programmable power supply managers and associated circuitry (see Figure 7). The managers are individually programmable and can operate independently or together with the other managers. Each manager monitors the bus and cardside voltages and current for that supply (Figure 1). The VI pin is the bus-side input that connects to two comparators to monitor under-voltage (UV) and overvoltage conditions (OV). The threshold for the UV detector is programmable in 20mV increments, from 0.9V to 6.0V. The OV detector is programmable in 4% increments of the UV settings, from 120% to 244% of the UV settings. The OV threshold is an offset from the UV sensor and the offset varies as the UV threshold: if UV is set to 0.9V then OV can be set from 1.08 to 2.2V.

The OV setting is related to the UV setting according to the formula:

$$OV = UV X [(0.04 \times DecVal) + 1.2]$$

Where: OV = Bus-side Over-voltage setting, UV = Bus-side Under-voltage setting, and DecVal = Decimal value of OV Register contents.

If the VI input is below the UV threshold the manager generates a UV fault status on the internal bus. If the VI input is above the OV threshold the manager generates an OV fault status on the internal bus. The UV and OV status information can be selected to generate an IRQ# output. Refer to Figure 3 for an illustration of the IRQ# function and the relation of the UV and OV status of the four managers.

The VO pin is the card-side input that connects to two comparators to monitor two under-voltage threshold conditions. The threshold for the first under-voltage monitor (UV1) is programmable in 20mV increments, from 0.9V to 6.0V. If the VO input is below the UV1 threshold the manager generates an UV1 fault status on the internal bus.

The threshold for the second under-voltage monitor can be set equal to the UV1 threshold or to one of 31 values less than UV1. The UV2 setting is related to the UV1 setting according to the formula:

UV2 = UV1 X [1-(0.01 X DecVal)]

Where: UV1 = Card-side primary Under-voltage setting, UV2 = Card-side secondary Under-voltage setting, and DecVal = Decimal value of UV2 Register contents (last 5 LSBs).

If the VO input is below the UV2 threshold the manager generates an UV2 fault status on the internal bus. Generally the first threshold, UV1, is used to provide a warning that the supply is deteriorating while the second threshold, UV2, is set lower to indicate the supply is out of the operating range. The UV1 and UV2 status outputs from the manager can be programmed to generate a Reset or an Interrupt.




Figure 1. Supply Manager Schematic.



The UV_OVERRIDE input is used to mask undervoltage conditions. When asserted (high) all undervoltage conditions are ignored. This function is used either during system test or when performing voltage margin tests. During normal operation this pin must be connected to ground.

CB is the circuit breaker input. A series resistor placed between VI and CB causes the circuit breaker to trip when the voltage across the resistor exceeds the programmed value of 25mV or 50mV (V_{CB}). A programmable filter is provided to allow voltage drops greater than V_{CB} for selected delays of 25µs, 50µs, 100µs or 200µs. If the filter time is exceeded an overcurrent condition (QT-CB) is generated from the manager.

The CB pin is also connected to the QuickTrip comparator. It is used in conjunction with the circuit breaker function or may be disabled. When enabled, a voltage across the series resistor exceeding the QuickTrip threshold ($V_{\rm QT}$) instantly generates a QT-CB signal from the manager. $V_{\rm QT}$ can be set to different levels depending on the CB selection. See $V_{\rm QT}$ page 13.

The QT-OC output from the manager can generate a RST# (Figure 2), an IRQ#, (Figure 3) or an internal force shutdown (FSD) and crowbar output (Figure 5).

DEVICE POWER SUPPLY

The VI inputs also provide the operating supply voltage for the SMT4004A. Internally they are diode-ORed, so the highest potential VI input becomes the VDD supply. Refer to the functional Block Diagram on page 8.

RESET CIRCUIT

The SMT4004A has four active-low, open-drain Reset pins (RST1# - RST4#). All RST# outputs are asserted once power is applied; remaining asserted for t_{PRTO} (programmable reset timeout period, Figure 10) after all Reset generating conditions are removed.

Individual RST# outputs can be programmed to become active from three manager status conditions: UV1, UV2 or QT-CB. The RST# output remains active for t_{PRTO} after the fault condition is removed (Figure 2). Asserting the Manual Reset input (MR# low) forces all RST# outputs low. The RST# outputs remain low while MR# is low, returning high t_{PRTO} seconds after MR# is de-asserted.

INTERRUPT (IRQ#) CIRCUIT

The SMT4004A has an active-low open-drain IRQ# output. The sources for triggering an interrupt are selected from the UV, OV, UV1 and UV2 status outputs of each manager. When asserted, IRQ# is latched and can only be cleared by a high to low transition on the IRQ CLR# pin (Figure 3).




Figure 2. Programmable and hard-wired sources for generating resets.






Figure 3. Interrupt sources from the SMT4004A supply managers.



CHARGE PUMP AND VGATE CONTROL

The VGATE outputs control the gate voltages of external N-channel MOSFETs. Each MOSFET separates the bus and card-side voltages. The VGATE outputs control the card-side slew rates during the power-on/-off interval. The VGATEs are turned on when their controlling inputs either meet softstart conditions or when tracking conditions are met so the MOSFET card-side voltages track. The manager inputs (Figure 1) and the control inputs (Figure 4) control the VGATE outputs.

Certain conditions must be met for the VGATE outputs to become active. The conditions are defined by the sequence enable logic, the manager inputs and the user selected function (softstart or track) for each VGATE output.

The VGATE control blocks (Figure 4) are the logic functions controlling the VGATE outputs. All inputs to these blocks are used to enable the VGATE outputs to drive the external MOSFETs.

The ENABLE input only affects the charge pump (VGG_CAP voltage). Its active state is programmable and must be true to turn-on the charge pump. The charge pump provides the high-side drive voltage to the VGATE pins.

The PWR_ON and FORCE_SD inputs active states are programmable. PWR_ON, SEATED1# and SEATED2# must be true and FORCE_SD false to enable a power-on sequence.




Figure 4. Charge Pump and VGATE Control



If both softstart and tracking are enabled, the softstart VGATE outputs must be fully on (VGATE = VGG_CAP) before the tracking VGATEs are enabled.

The VO inputs are monitored and compared by the tracking logic to control the VGATEs of the tracked voltages. They are also used by the VGATE tracking control logic to generate a TRKR_IRQ# output if a differential of >300mV between any tracked VO input occurs during the tracking interval.

FORCE SHUTDOWN AND CROWBAR

The VGATE outputs can be rapidly shutdown by asserting the FORCE_SD input or when an internally generated force shutdown (FSD) occurs.

Internal sources that generate a force shutdown are programmable and are: a TRKR_IRQ#, a general IRQ# or an over-current condition (QT-CB) (Figure 5).

HEALTHY# AND CBFAULT

The SMT4004A has two status output pins, HEALTHY# and CBFAULT (Figure 6). HEALTHY# is an active-low open-drain output that is asserted when all bus and card-side conditions are within the programmed settings, *i.e.*, there must be no bus or card-side fault conditions (programmed RST#s, IRQ#s, or TRKR_IRQ#s) from the bus-side UV, OV and card-side UV1, UV2 and QT-CB outputs from the managers. If no RST#s, IRQ#s, or TRKR_IRQ#s are enabled, HEALTHY# will stay asserted even if fault conditions exist. HEALTHY# is an instantaneous indication of the status of the RST#s, IRQ#, and TRKR_IRQ# signals, and is derived from the unlatched versions of these signals. The CBFAULT is programmable as an active high or active low output.




Figure 5. Force Shutdown (FSD) and CROWBAR circuitry.

It is asserted when an over-current condition (QT-CB) occurs (Figure 6).




Figure 6. HEALTHY# and CBFAULT circuitry. FAULT STATUS REGISTERS

The SMT4004A has three nonvolatile fault status registers. When an IRQ# is generated the cause of the interrupt is recorded in the fault register. The fault source is indicated as a '1' in the assigned bit location (Table 1). The fault status registers are overwritten each time an IRQ# is generated. The fault status registers are always available for reading except for when a nonvolatile write is in progress. Overwriting (clearing) the fault condition is dependent upon the device configuration with regard to the programmable 'active writing state' of the MR# input. Clearing the fault status registers is not necessary as the last fault condition overwrites any information previously stored. If clearing the registers is desired, it is accomplished by forcing a write to those registers while no fault conditions exist.



For prototyping purposes, the Windows GUI (described in the Serial Interface section) has an option to clear the fault status registers.

Fault recording is disabled when the PWR_ON input is de-asserted.

Fault Status Register Address 1D							
7	6	5	4	3	2	1	0
UV₁	UV ₂	UV₃	UV₄	0V ₁	0V ₂	0V ₃	0V ₄

Fault Status Register Address 1E							
7	6	5	4	3	2	1	0
UV1,	UV1 ₂	1۸۱ ،	۱۸۸	¹0N5¹	UV2 ₂	UV23	UV2,

Fault Status Register Address 1F							
7	6	5	4	3	2	1	0
TRKR,	TRKR ₂	TRKR3	TRKR4	QT-CB,	QT-CB2	QT-CB3	QT-CB4

Table 1. Fault Status register bit allocation

WATCHDOG AND LONGDOG TIMERS

The SMT4004A's internal timer triggers the activation of the LDO# and WDO# outputs. LDO# and WDO# are active-low open-drain outputs that can be wire-ORed with other open-drain signals.

During a power-on sequence the timers are disabled until all four Resets are released. At this time both timers, if enabled, begin clocking at t_0 . If either times out, it asserts its respective output. The timers work in tandem, so any low to high transition on the WLDI input Resets both timers to t_0 .

The longdog timer must be programmed to timeout sometime after the watchdog timer. The WDO# could then be wire-ORed with the IRQ# output to provide an

alert that action needs to be taken. The LDO# output could be wire-ORed with a system RST# signal to indicate a shutdown condition exists.

Both timers can be programmed off, facilitating system debug. This feature can also be used to allow an operating system to boot-up and configure itself without Interrupts or Resets.

SERIAL INTERFACE AND GENERAL PURPOSE EEPROM MEMORY ARRAY

The SMT4004A uses the industry standard I²C 2-wire serial data interface. This interface provides access to the configuration registers, the nonvolatile fault registers and a 2K-bit (256 byte) nonvolatile memory. The interface has three address inputs (A0, A1, and A2) allowing up to eight devices on the same bus. This allows multiple devices on the same board or multiple boards in a system to be controlled with two signals: SDA and SCL.

The configuration and nonvolatile fault registers share the same device type identifier, 1001_{BIN} , which is distinct from the 2K-memory device type identifier, optionally 1010_{BIN} or 1011_{BIN} . The separation of address space allows full utilization of the EEPROM memory array. The memory is functionally identical to the industry standard 24C02. However, the last 48-bytes in the memory array are reserved for test purposes.

The memory array can be read with MR# low. The memory array cannot be written when the part is in reset whether from MR# being low or from any other reset source. The configuration and fault registers may be read regardless of the state of MR#. A user option selects the active state of the MR# input for writing to the configuration and fault registers.

Device configuration utilizing the Windows based SMT4004A graphical user interface (GUI) is highly recommended. The software is available from the Summit website (www.summitmicro.com). Using the GUI in conjunction with this datasheet and Application Note 22 simplifies the process of device prototyping and the interaction of the various functional blocks. A programming Dongle (SMX3200) is available from Summit to communicate with the SMT4004A. The Dongle connects directly to the parallel port of a PC and programs the device through a cable using the I²C bus protocol.



INTERNAL BLOCK DIAGRAM




Figure 7. SMT4004A Internal Block Diagram.



PIN DESCRIPTIONS

O O P	LDO# WDO# CROWBAR	The longdog timer output is an active low open-drain output. It is driven low when the longdog timer has timed out. The watchdog timer output is an active low open-drain output. It is driven low when the watchdog timer has timed out. CROWBAR is an active high totem pole output. It is a programmable output; it can act as a CROWBAR output or as an Early-Voltage-Drive (EVD) output. As a CROWBAR it generates a short duration (≈20µs) positive pulse generally used to trigger an external SCR. The sources for initiating the
		when the watchdog timer has timed out. CROWBAR is an active high totem pole output. It is a programmable output; it can act as a CROWBAR output or as an Early-Voltage-Drive (EVD) output. As a CROWBAR it generates a short duration (≈20µs) positive pulse
OP	CROWBAR	it can act as a CROWBAR output or as an Early-Voltage-Drive (EVD) output. As a CROWBAR it generates a short duration (≈20µs) positive pulse
		pulse are user selectable and are illustrated in Figure 5. As an EVD output, the pin is held high until the SMT4004A begins tracking, allowing an external MOSFET to discharge any residual voltages on the card-side power rails.
PWR (out)	1.25V _{REF}	The $1.25V_{REF}$ pin provides a $1.25V$ reference output voltage. It requires a $0.1\mu F$ bypass capacitor to AGND (pin 19).
I	MR#	The MR# (manual Reset) pin is an active low input. When MR# is driven low, the RST1# through RST4# pins are driven low and stay low while MR# is asserted. After MR# returns high, the Reset outputs remain low for t_{PRTO} . Asserting MR# also resets the watchdog and longdog timers to t_0 after the expiration of t_{PRTO} . The MR# pin is internally pulled-up to VDD_CAP with a $100 \text{K}\Omega$ resistor.
ı	IRQ_CLR#	The IRQ_CLR# pin is an active low input. A low on IRQ_CLR# clears any active IRQ#. As long as IRQ_CLR# is held low, IRQ#s are blocked. The IRQ_CLR# pin is internally pulled-up to VDD_CAP with a 100 K Ω resistor.
0	IRQ#	The IRQ# is an active low open-drain output. It is driven low when one or more of its programmable triggers are active. The programmable trigger sources are illustrated in Figure 3.
PWR	PGND	PGND is the ground for the power portion of the internal circuitry. It is internally tied to pin 17. Both pins must be tied to system ground.
0	TRKR_IRQ#	TRKR_IRQ# is an active low open-drain output. It is driven low when one or more of its programmable triggers are active. The programmable trigger sources are tracking errors detected by the managers and are illustrated in Figure 4.
ı	SEATED1#	The SEATED# inputs are effectively enable inputs. Both must be low for the power-on sequence to proceed. In applications utilizing staggered pin
ı	SEATED2#	lengths the SEATED# inputs should be tied to the short pins. Internally these pins are pulled-up to VDD_CAP with $100 \text{K}\Omega$ resistors.
I	UV_OVERRIDE	The UV_OVERRIDE pin is an active high input. When asserted, the UV comparators are disabled (Figure 1). Internally this pin is pulled-up to VDD_CAP with a $100 \text{K}\Omega$ resistor. This pin must be low for normal operation.
	(out) I O PWR O I	I MR# I IRQ_CLR# O IRQ# PWR PGND O TRKR_IRQ# I SEATED1#



PIN DESCRIPTIONS (CONTINUED)

Pin Number	Pin Type	Pin Name	Description				
13	0	RST1#	The RST# outputs are active low open-drain outputs. The supply manager				
14	0	RST2#	trigger source for each Reset output is individually programmable and is illustrated in Figure 2. Each output remains low until the fault is removed and				
15	0	RST3#	t _{PRTO} has expired. All Reset outputs are driven low when the MR# input is asserted; remaining low while MR# is asserted, and for t _{PRTO} after MR# is				
16	0	RST4#	released.				
17	PWR	PGND	PGND is the ground for the power portion of the internal circuitry. It is internally tied to pin 8. Both pins must be tied to system ground.				
18	PWR	DGND	DGND is the ground for the digital portion of the internal circuitry. It must be tied to system ground.				
19	PWR	AGND	AGND is the ground for the analog portion of the internal circuitry. It must be tied to system ground.				
20	1	VO1					
21	I	VO2	The VO inputs are used to monitor the card-side voltages for the individual				
22	I	VO3	managers.				
23	I	VO4					
24	l ^P	ENABLE	ENABLE is an input with a programmable active true state. When the input is true the charge pump that supplies the high side drive voltage for the VGATE outputs is turned on. The ENABLE input is internally tied to VDD_CAP with a $100 \text{K}\Omega$ resistor.				
25	O ^P	CBFAULT	CBFAULT is an output with a programmable true state. CBFAULT is asserted when there is an over-current condition (QT-CB).				
26	0	HEALTHY#	HEALTHY# is an unlatched active-low open-drain output. It is asserted when all four managers report no bus-side over-voltages (OV), under-voltages (UV) or card-side under-voltages (UV1 or UV2) or over-current (QT-CB) conditions. See Figure 6.				
27	<u>P</u>	FORCE_SD	FORCE_SD is an input with a programmable active true state. When the input is true the VGATE outputs are immediately turned off and clamped to ground. The FORCE_SD input is internally tied to VDD_CAP with a $100 \text{K}\Omega$ resistor.				
28	PWR	VGG_CAP	VGG_CAP is a charge storage connection for the SMT4004A internal charge pump. A $1\mu F$ capacitor rated above 16V is recommended for most applications.				
29	0	VGATE4	The VOATE culturate are used to control the time are of the send side as the				
30	0	VGATE3	The VGATE outputs are used to control the turn-on of the card-side voltages by providing a high side voltage to a power MOSFET. The fully on output				
31	0	VGATE2	voltage is 14.5V.				
32	0	VGATE1	Vollage is 14.5V.				

32 | O | VGATE1 |

Note: Endicates the pin's function or the active state of the pin is programmable.




PIN DESCRIPTIONS (CONTINUED)

Pin Number	Pin Type	Pin Name	Description				
33	I	PWR_ON	PWR_ON is an input with a programmable active true state. It must be true for the SMT4004A to begin turning on the VGATE outputs. The PWR_ON input is internally tied to VDD_CAP with a $100 \mathrm{K}\Omega$ resistor. Once the power-on operation is complete, de-asserting the PWR_ON input forces the tracked channels to track down. The channels programmed for softstart are unaffected and their respective VGATE outputs remain active.				
34	1	CB4	·				
35	I	CB3	CB1 through CB4 are inputs monitoring a voltage drop across an external				
36			sense resistor placed between the respective VI and CB inputs.				
37	I	CB1					
38	I/PWR	VI4					
39	I/PWR	VI3	The VI inputs provide two functions. They are primarily the bus-side (unswitched) voltage monitoring inputs for the individual supply managers.				
40	I/PWR	VI2	Additionally, they are internally diode-ORed to provide the SMT4004A's VDD CAP supply.				
41	I/PWR	VI1	VDD_0/W ddppiy.				
42	PWR	VDD_CAP	VDD_CAP is a charge storage connection to the SMT4004A's internal power supply. For most applications this pin is tied to a 10µF capacitor to ground.				
43	1	Α0	The address pins are biased either to VDD_CAP or GND and provide a				
44	I	A1	mechanism for assigning a unique I ² C serial bus address to the SMT4004A.				
45	I	A2	These pins are internally pulled-up to VDD_CAP with 100K Ω resistors.				
46	I/O	SDA	SDA is the bidirectional serial data pin. This pin is internally pulled-up to VDD_CAP with 100K Ω resistor. SDA is configured as an open-drain output and requires a pull-up resistor to the highest VDD of the I ² C system for proper operation.				
47	I	SCL	SCL is the serial clock input, used for clocking data into or out of the SMT4004A. This pin is internally pulled-up to VDD_CAP with 100K Ω resistor. SCL is configured as an open-drain output and requires a pull-up resistor to the highest VDD of the I 2 C system for proper operation.				
48	I	WLDI	WLDI is an input. A low-to-high transition on this pin resets both the watchdog and longdog timers to t_0 . If the WLDI input is held high, WDO# is disabled while the LDO# output remains active. The WLDI input is internally tied to VDD_CAP through a $100 \text{K}\Omega$ resistor.				



PACKAGE AND PIN CONFIGURATION

48 Lead TQFP



ABSOLUTE MAXIMUM RATINGS

Temperature Under Bias55°C to +125°C
Storage Temperature65°C to +150°C
Terminal Voltage with Respect to GND:
VI & VO Inputs
VGATE, VGG_CAP Outputs16V
All Others
Output Short Circuit Current 100mA
Lead Solder Temperature (10 secs) 300°C
Junction Temperature 150°C
ESD Rating per JEDEC 2000V
Latch-Up testing per JEDEC ± 100mA

Stresses listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only and functional operation of the device at these or any other conditions outside those listed in the operational sections of the specification is not implied. Exposure to any absolute maximum rating for extended periods may affect device performance and reliability. Devices are ESD sensitive. Handling precautions are recommended.

RECOMMENDED OPERATING CONDITIONS

Temperature Range (Industrial)40°C to +85°C
(Commercial) –5°C to +70°C
Supply Voltage 2.7V to 6.0V ^{1/}
Package Thermal Resistance (θ JA)
48 Lead TQFP 80°C/W
Moisture Classification Level 1 (MSL 1) per J-STD- 020

Notes: 1/ For reliable operation the VDD_CAP node voltage must be equal to or greater than 2.7V (voltage level measured on pin 42).

RELIABILITY CHARACTERISTICS

Data Retention	100 Years
Endurance 1	00,000 Cycles

Note: Accuracy data is stored in pages 13-15 of the EEPROM memory array. Erasure of this data will render the SMT4004A GUI unusable. Loss of this data will not alter preset UV/OV trip points.



SMT4004A

DC OPERATING CHARACTERISTICS

(Over recommended operating conditions, unless otherwise noted. All voltages are relative to GND.)

Symbol	Parameter	Condition	ıs	Min.	Тур.	Max	Unit
V _{SUPPLY}	Power Supply Voltage	Device sup provided by highest VIX		2.7		6.0	V
vx	Monitoring Voltage VI1-VI4, VO1-VO4	Note <u>1</u> /		0		6.54	V
I _{DD}	Power Supply Current	VGATE Ou enabled, w memory ar				5	mA
PVIT _{UV}	Programmable VI Threshold for UV condition	See explar page 2		0.9		6.0	V
PVIT _{ov}	Programmable VI Threshold for OV condition	See explanation on		1.08		6.6	٧
PVIT _{HYS}	OV/UV trip hysteresis				10		mV
PVIT _{UVACC}	Programmable UV Threshold Accuracy	Note <u>3</u> /		0.99xPVIT _{UV}	PVIT _{UV}	1.01xPVIT _{UV}	V
PVITOVACC	Programmable OV Threshold Accuracy	Note <u>3</u> /		0.99xPVIT _{OV}	PVIT _{OV}	1.01xPVIT _{OV}	٧
PVOT _{UV1}	Programmable VO Threshold for UV1 condition	See explanation on page 2		0.9		6.0	V
PVOT _{UV2}	Programmable VO Threshold for UV2 condition	Note 3/ See explanation on page 2 See explanation on page 2		0.69xPVOT _{UV1}		PVOT _{UV1}	V
PVOT _{UV1ACC}	Programmable UV1 Threshold Accuracy			0.99xPVOT _{UV1}	PVOT _{UV1}	1.01xPVOT _{UV1}	V
PVOT _{UV2ACC}	Programmable UV2 Threshold Accuracy			0.95xPVOT _{UV2}	PVOT _{UV2}	1.05xPVOT _{UV2}	٧
V	Programmable circuit	CB Trip Po	int = 25mV	19	25	31	mV
V _{CB}	breaker trip voltage	CB Trip Po	int = 50mV	37	50	62	mV
		CB=25mV	QT=55mV	40	55	70	mV
		CB=50mV	QT=80mV	60	80	100	mV
V_{QT}	Programmable Quick Trip	CB=25mV	QT=85mV	65	85	105	mV
- Q I	Threshold Voltage	CB=50mV	QT=110mV	80	110	140	mV
		CB=25mV	QT=135mV	100	135	170	mV
		CB=50mV	QT=160mV	120	160	200	mV

Notes:

1/ VX is the entire operating range of the VIX and VOX input pins. Any of these inputs can be at ground potential.

Does not include external load on VDD_CAP. Any external pull-up resistors tied to VDD_CAP will increase I_{DD}. Maximum allowable external current sourced from VDD_CAP is 1mA with VDD_CAP=10µF.

^{3/ 1%} accuracy can be achieved for either bus-side UV or bus-side OV, but not both. This is due to the relationship between OV and UV settings noted on page 2 of this data sheet. However, a 1% accuracy is achieved when monitoring bus-side OV and card-side UV1. To obtain this accuracy, OV is set to the minimum setting (decimal value = 0) and adjusted with the UV setting to reach the desired 1% OV trip point. Accuracy data is stored in pages 13-15 of the EEPROM memory array. Erasure of this data will render the SMT4004A GUI unusable. Loss of this data will not alter preset UV/OV trip points.



SMT4004A

DC OPERATING CHARACTERISTICS (CONTINUED)

(Over recommended operating conditions, unless otherwise noted. All voltages are relative to GND.)

Symbol	Parameter	Conditions	Min.	Тур.	Max	Unit
V _{VGATE}	VGATE drive output	ON (I _{VGATE} = 4µA) - Note <u>4</u> /	12		16	٧
VGATE	VGATE drive output	OFF (I _{VGATE} = -8mA) - Note <u>4</u> /	0		0.4	>
L	Total VGATE output drive	All VGATEs forced to 10V - Note 4/	10			μΑ
I _{VGATE}	current	All VGATEs forced to 1V - Note 4/	30			μΑ
		SR _{VOX} = 100V/s	60	100	140	V/s
SR _{vox}	Tracking VOX Slew Rate	SR _{VOX} = 250V/s	150	250	350	V/s
SKVOX	Tracking VOX Siew Nate	SR _{VOX} = 500V/s	400	500	600	V/s
		SR _{VOX} = 1000V/s	800	1000	1200	V/s
V _{TRKR}	Tracking Differential Voltage	Differential between Tracking VOX pins - Note 5/		100	250	mV
V _{TRKR_IRQ#}	Tracking Differential Voltage Causes TRKR_IRQ#	Differential between Tracking VOX pins		300		mV
V _{REF}	1.25VREF Output Voltage	$R_{LOAD} = 2K\Omega$ to gnd	1.23	1.25	1.27	V
	Innut High Voltogo	VDD_CAP = 2.7V to 4.5V	0.9xVDD_CAP		6.0	V
V _{IH}	Input High Voltage	VDD_CAP = 4.5V to 6.0V	0.7xVDD_CAP		6.0	V
V	Input Low Voltage	VDD_CAP = 2.7V to 4.5V	-0.1		0.1xVDD_CAP	V
V _{IL}	Input Low Voltage	VDD_CAP = 4.5V to 6.0V	-0.1		250 1.27 6.0 6.0	V
V _{OL}	Output Low Voltage	Open-drain Outputs, I _{OL} = -2mA	0		0.4	V
V _{CSWFZ}	Card-Side Wait-For-Zero Threshold	Note <u>6</u> /	0.5		1.2	٧
R _{Pull-Up}	Input Pull-Up Resistors	See Pin Descriptions	50	100	165	kΩ
V _{CROW}	CROWBAR Output Voltage	R_{LOAD} =10k Ω to gnd	VDD_CAP-0.5		VDD_CAP	V

Notes:

<u>4</u>/ 5/

 I_{VGATE} is the sum of all VGATE output currents. The SMT4004A adjusts the VGATE outputs to control the differential of the VOX outputs to within 100mV nominally. External influences may increase the differential until the VGATE outputs adjust to minimize the differential.

Guaranteed by Design.



SMT4004A

AC OPERATING CHARACTERISTICS

(Over recommended operating conditions, unless otherwise noted. All voltages are relative to GND.)

Symbol	Description	Conditions	Min.	Тур.	Max.	Unit
		CB _{DELAY} = 25µs	20	25	40	μs
CB _{DELAY}	Programmable Circuit Breaker Filter	CB _{DELAY} = 50µs	40	50	80	μs
CDDELAY	Trogrammable Circuit breaker Filter	CB _{DELAY} = 100µs	80	100	140	μs
		CB _{DELAY} = 200µs	160	200	40 80	μs
		t _{PWDTO} = 400ms				
t _{PWDTO}	Programmable Watchdog Timer	t _{PWDTO} = 800ms	-25	t _{PWDTO}	+25	%
PWDTO	Time-Out Period	t _{PWDTO} = 1600ms		PWDTO	. 20	70
		t _{PWDTO} = 3200ms			40 80 140 280 +25 +25	
		t _{PLDTO} = 800ms				
t _{PLDTO}	Programmable Longdog Timer Time-	t _{PLDTO} = 1600ms	-25	t _{PLDTO}	+25	%
PLDIO	Out Period	t _{PLDTO} = 3200ms		PLDTO	80 140 280 +25 +25	70
		t _{PLDTO} = 6400ms				
		$t_{PRTO} = 25 ms$				
toore	Programmable Reset Time-Out	t_{PRTO} = 50ms	-25	t _{PRTO}		%
t _{PRTO}	Period	t _{PRTO} = 100ms				
		t _{PRTO} = 200ms				
t _{CROW}	CROWBAR output pulse width	SCR Mode, R_{LOAD} =10k Ω	6	10	15	μs
t _{DFIRQ}	Delay from fault detection to IRQ#			1		μs
t _{DFRST}	Delay from fault detection to RST#			1		μs
t _{DFHEALTHY#}	Delay from fault detection to HEALTHY#			1		μs
t _{DTKRIRQ}	Delay from tracking fault detection to TRKR IRQ#			1		μs
t _{DFCR}	Delay from fault detection to CROWBAR			1		μs
t _{DMRRST}	Delay from assertion of MR# to RST# Active			100		ns
t _{DVIVG}	Delay from VIX valid to VGATEX activated	VGG_CAP=14V	0			μs
t _{DFSVG}	Delay from assertion of FORCE_SD to VGATE clamped to ground.			10		μs



I²C 2-WIRE SERIAL INTERFACE AC OPERATING CHARACTERISTICS - 100kHz

(Over recommended operating conditions, unless otherwise noted. All voltages are relative to GND.)

Symbol	Description	Conditions	Min	Typ	Max	Units	
f _{SCL}	SCL Clock Frequency		0		100	KHz	
t _{LOW}	Clock Low Period		4.7			μS	
t _{HIGH}	Clock High Period		4.0			μS	
t _{BUF}	Bus Free Time	Before New Transmission Note 1/	4.7			μS	
t _{SU:STA}	Start Condition Setup Time		4.7			μS	
t _{HD:STA}	Start Condition Hold Time		4.0			μS	
t _{SU:STO}	Stop Condition Setup Time		4.7			μS	
t _{AA}	Clock Edge to Data Valid	SCL low to valid SDA (cycle n)	0.2		3.5	μS	
t _{DH}	Data Output Hold Time	SCL low (cycle n+1) to SDA change	0.2			μS	
t _R	SCL and SDA Rise Time	Note <u>1</u> /			1000	ns	
t _F	SCL and SDA Fall Time	Note <u>1</u> /			300	ns	
t _{SU:DAT}	Data In Setup Time		250			ns	
t _{HD:DAT}	Data In Hold Time		0			ns	
TI	Noise Filter SCL and SDA	Noise suppression		100		ns	
t_{WR}	Write Cycle Time				5	ms	

Note: 1/ - Guaranteed by Design.

TIMING DIAGRAMS




Figure 8 . Basic I²C Serial Interface Timing



TIMING DIAGRAMS (CONTINUED)




Figure 9. De-asserting the VGATE Outputs with the Enabling Inputs




Figure 10. Relation of LDO# and WDO# with WLDI, RST# and MR#



APPLICATIONS INFORMATION

APPLICATIONS EXAMPLE

The timing diagram in Figure 11 illustrates a full power-on and power-off sequence and the relationship between many of the signals. This is based on the simplified applications diagram on Page 1. Manager 1 is programmed to softstart. Its supply feeds two power supplies that are monitored by managers 3 and 4 that, along with manager 2, are programmed for tracking. The flow chart in Figures 12A and 12B are a further illustration of the same application.




Figure 11 – Timing of Events During Power-On and Power-Off sequences.






Figure 12A - Power-On Sequence of Events






Figure 12B - Power-Off Sequence of Events




SOFTSTART VS TRACKING

As a power supply manager the SMT4004A separates two power domains; the bus-side, or source power supplies, and the card-side that contains the application circuitry. Its primary tasks are to monitor the voltages and control the switching of the bus-side voltages to the card-side circuits. The switching is accomplished by providing a high-side drive output on the VGATE pins. The VGATE output is applied to the gates of the power MOSFET.

Softstart

The supply managers can act as either tracking managers or as softstart managers. Individual managers turn on their VGATE outputs once all enabling conditions for that class of manager (softstart or tracking) are met. If a manager is set to soft start, its VGATE output ramps at a programmable constant slew rate until it reaches its maximum value. This operation is commonly used when a voltage (e.g., 5V) is first switched into a DC-to-DC converter or group of LDOs. These outputs may then be tracked to the card-side logic.




Scope Shot 1. Typical softstart Power-On by twomanagers and tracking by two managers.

Tracking

When a manager is programmed for tracking all enabling conditions for that class of manager (tracking) must be met before the VGATE outputs are turned on. The enabling conditions also include all softstart managers having their VGATE outputs fully on with no existing fault conditions for the softstart managers.

During tracking the card-side voltages are monitored to minimize the differential voltage between each tracked voltage until they reach their respective undervoltage thresholds (UV1). In tracking mode the ramp rates are constant but can stop and wait. That is, if, during the tracking interval, there is any difference between the VO inputs, the VGATE outputs will stop and wait for the slow channel to catch up.



Scope Shot 2. Power-On with all four managers set to track.

POWER-ON

Initial Conditions

At least one of the VI pins must be equal to or greater than 2.85V before the power-on operation can proceed. For reliable operation the VDD_CAP node voltage must be equal to or greater than 2.7V (voltage level measured on pin 42). This requires that at least one of the VI inputs needs to be at or above 2.85V for proper device operation. There is internal arbitration circuitry which chooses the highest VIx to power the SMT4004A and causes an internal voltage drop from VIx to VDD CAP.

Both SEATED# inputs must be low. The SEATED# inputs are generally used with staggered-pin applications where the connector for the application card has two or three levels of pin lengths. This allows 'early-power' to be applied to the SMT4004A so it can begin to monitor bus side supplies as they come up, and also a method to indicate the application board is fully seated and ready for operation. Removal of a powered board is first recognized by the SEATED# pins going high, causing power-off of the board by shutting down the charge-pump, not ensuring a track



down. In this application the SEATED# pins are routed to the board's short pins and grounded when the board is fully inserted. The SEATED# pins can be tied to card insertion switches or they actively driven and used as device enable inputs.

FORCE_SD can be programmed as a true high or true low input. When asserted, the VGATE outputs are turned off and clamped to ground. This input must be false for power-on to proceed. This pin is internally pulled up to the VDD_CAP node with a $100 \mathrm{K}\Omega$ resistor.

The PWR_ON input can be programmed as a true high or true low input. It must be true for both soft start and tracking managers to turn on their VGATE outputs. If the SMT4004A has already activated the VGATE outputs and PWR_ON is turned off, only the VGATE outputs for the tracking managers are turned off. VGATE outputs programmed for soft start remain active.

An I²C power-on function is available. This allows the tracking power-on/off operations to be initiated by the 2-wire serial interface.

If the SMT4004A is configured for I²C power-on then the PWR_ON pin must be in its true state.

The ENABLE input can be programmed to a true high or true low input. The ENABLE input activates the high-side driver charge pump and must be true for the VGATE outputs to be able to drive the gates of the external MOSFETs.

Managers programmed for soft start enable their VGATE outputs once all softstarted VI inputs are within their programmed threshold limits (UV and OV) (Figure 13). Managers programmed for tracking enable their VGATE output once softstarting is successful and all tracking manager's VI inputs are within their programmed threshold limits (Figure 14).

POWER-ON OPTIONS

Bus-side Over-voltage

If OV detection is selected and is programmed to be a trigger source for IRQ#, and if IRQ# is a trigger source for force shutdown (FSD), the user has several options as to how the part reacts to an OV. Different options can be chosen for how the SMT4004A will respond during the time periods during power-on, after power-on has completed, or when normal monitoring is underway. OV detection must not be enabled on disabled manager channels.

Assumptions: managers 1 & 2 are softstart, managers 3 & 4 are tracking and are not shown; Staggered pin application; ENABLE true low and FORCE_SD true high, both tied to ground; PWR_ON active high, tied to +5V thru pull up; only RST1# and RST2# enabled.




Figure 13. Typical Soft Start Sequence

If an OV occurs after softstart has completed and before tracking has begun, the SMT4004A can be programmed to ignore the OV. A case where this would be selected might be as illustrated in the Simplified Applications drawing on Page 1. Assume the +5V softstarts as planned and the LDO's are energized. The LDOs might cause a temporary OV condition before full regulation on the 1.5V or 2.5V supplies occurs.

If the ignore option is selected the following are true:

- 1. Only managers with OV detection are affected.
- If OV occurs during softstart, the VGATE outputs are turned off and remain off until the OV condition is cleared.
- If tracking has started and OV is detected, a FORCE SD is initiated.



Assumptions: managers 1 and 2 are tracking managers; Managers 3 & 4 are turned off; FORCE_SD is active high and ENABLE is active low, both tied to ground; PWR_ON is active high tied to VDD thru a pull-up resistor; the SEATED# inputs are tied to ground.




Figure 14 - Typical tracking sequence of operation.

Card-side Voltage

RST1# & RST2#

When tracking is selected the SMT4004A monitors the VO inputs prior to initiating the tracking function. The SMT4004A will not start tracking until the VO inputs are below 0.5V (**V**_{CSWFZ}). However, some systems may partially charge one or more of the power busses if a softstart voltage has energized some of the application circuitry. If the charge is excessive (>**V**_{CSWFZ}), tracking will not start. The SMT4004A has two options that can be selected to accommodate this situation.

 The "Don't-Wait-For-Zero" (DWFZ) option can be enabled. As the name implies the SMT4004A will not monitor the VO inputs and tracking starts once all UV, OV and enabling inputs are valid. NOTE: If the starting VO potentials are too high, tracking of low voltage supplies may not meet some system specifications.

2. The CROWBAR pin is normally configured to output a short positive pulse to trigger an SCR. Optionally it can be configured as a normally active high output during the power-on phase prior to tracking. Configured as such, it can be used to drive the gate of an N-channel MOSFET to actively discharge any 'early voltages.' Once tracking is initiated, the CROWBAR output goes low allowing the card-side voltages to turn-on. Refer to Figure 15 for a schematic illustration.

NOTE: This feature can be used independently or in conjunction with the DWFZ option.




Figure 15 - Example implementation of the 'Early Drive Function.'

Tracking Failure Options

During tracking differentials greater than 300mV between VO inputs can be reported through the assertion of the TRKR_IRQ# output. Any tracking manager detecting a failure can generate an interrupt, and any tracking manager can be assigned to track but not generate an interrupt.


If a manager is assigned to track, and a tracking error is detected, the SMT4004A can be programmed to take one of the following actions.

- Ignore the condition and proceed with the power-on operation.
- Shutdown all supplies and generate a TRKR IRQ#.
- Generate a TRKR_IRQ# and proceed with the power-on operation.



POWER-OFF

Power-off of the application circuit is affected by turning off the VGATE outputs. This can be done by de-asserting one of the enabling signals or the detection of a fault condition. When the SMT4004A



Scope Shot 3. Power-Off caused by de-assertion of PWR_ON (all managers selected for tracking).


receives a power-off command, whether it is from the PWR_ON pin, an I²C command, or from the latching of a fault, there will be a delay of approximately VI_{MAX}/Tracking Slew Rate (where VI_{MAX} is the VI with the highest voltage level) before the first tracked VGATE begins to discharge.

Enabling Inputs

If the PWR_ON input is de-asserted tracking managers will 'track down' their voltages. The softstart managers are unaffected and their VGATE outputs remain active. If either or both SEATED# inputs are de-asserted the SMT4004A immediately powers-off the VGATE outputs.

If the FORCE_SD input is asserted the managers immediately shut off the VGATE drivers by clamping these outputs to ground (Scope Shot 4).

If the ENABLE input is de-asserted, the VGATE outputs are shut off. Refer to Figure 9 for an illustration of de-asserting the various enabling inputs.



Scope Shot 4. Power-Off of all managers using the FORCE SD pin.

SOFTWARE POWER-ON/POWER-OFF

The SMT4004A has an option allowing a commanded power-on and power-off via the I^2C serial interface of tracked channels. If the device is configured for this option, the PWR_ON pin must be in the true state. Once all enabling conditions are met and all voltages are within their thresholds the SMT4004A can be tracked-up by writing to register 16. Once the application circuit is tracked-up a subsequent write to register 17 initiates a track down. Refer to the applications circuits and descriptions for a system level description.

RESET OPERATION

Once power is applied to the SMT4004A the four RST# outputs are driven low. Because they are meant to be used by the application circuitry, the RST# outputs remain low until all Reset trigger sources (for any manager's UV1, UV2 or QT-CB output) are removed. The RST# outputs remain low for the duration of the programmable reset time-out period (t_{PRTO}) after the triggers are cleared.

After the circuitry is 'powered-on' and the SMT4004A is in the steady-state monitoring mode, the RST# outputs remain high unless one of the enabled fault conditions is detected by a manager. When this occurs only the RST# output affected by that manager is asserted. All RST# outputs that have gone low to indicate a problem on their corresponding channel will remain low until all reset conditions have been removed and t_{PRTO} has expired.



All four RST# outputs are driven low when the MR# input is taken low. They continue to assert their outputs after MR# returns high for t_{PRTO} seconds.

INTERRUPTS, FORCE SHUTDOWN AND CROWBAR

The SMT4004A has two interrupt outputs: IRQ# and TRKR_IRQ#. The CROWBAR output is configurable to operate in conjunction with the IRQ# outputs.

The IRQ# output has a large number of programmable sources for latching its output. Any combination of supply manager fault condition outputs (UV, OV, UV1, UV2 and QT-CB) can be enabled as a trigger for the IRQ# latched output. Once triggered the IRQ# output is latched and remains asserted even if the fault condition is removed. IRQ# can only be cleared by asserting the IRQ_CLR# input.

IRQ# can also trigger a force shutdown (FSD) and/or a CROWBAR pulse. Refer to Figure 3 and the graphical user interface (GUI) for the SMT4004A.

During the power on sequence of the SMT4004A the IRQ# output is disabled for the IRQ# hold-off time period. This time period begins when the PWR_EN and ENABLE are active. Once the IRQ# hold-off time period expires any programmed IRQ condition will trigger the IRQ# output. The IRQ# hold-off time period precedes the Reset timeout period. If the reset conditions are removed before the end of the IRQ# hold-off time period the reset timeout period will begin after the IRQ# hold-off timer has timed out. The hold off can be extended from the end of the Reset timeout period for 0ms, 200ms, 400ms, 800ms or 1600ms. This allows the application circuit and all of the supplies time to stabilize after the initial power-on.

The VGATE control circuitry monitors VO inputs for those managers selected for tracking. If a VO input is found to not be tracking, or deviates from the other voltages by more than 300mV, the control circuitry generates a tracker error. If that output is ANDed with an enable bit it forces the TRKR_IRQ# output low. No other fault conditions can generate a TRKR_IRQ#. TRKR_IRQ# can trigger an internal force shutdown and/or a CROWBAR pulse like the IRQ# output.

If the fault latch feature is enabled the fault condition is captured. The fault sources are a forced shutdown, CROWBAR, or IRQ#. When a fault is detected a volatile latch is set to keep the SMT4004A from being powered-up again until IRQ CLR# is toggled.

The CROWBAR pin is designed to deliver an active high pulse to an external SCR to shutdown the cardside voltages as quickly as possible. A CROWBAR pulse can be triggered by one of seven inputs: a QT-CB fault, an IRQ#, a TRKR IRQ# and/or assertion of the FORCE SD input. These trigger sources are optional and any combination can be selected. Note: because an over-current condition is potentially catastrophic, each manager has a unique source input to the CROWBAR logic even though they are included in the trigger sources for an IRQ#. This allows less harmful fault triggers to be used as inputs for the IRQ# without generating a CROWBAR. There is also an option to change the CROWBAR pin output from an SCR pulse to a voltage level to discharge Card-side early voltages prior to tracking (see Figure 15).

WATCHDOG AND LONGDOG TIMERS

The SMT4004A has two timers that generate independent outputs: the WDO#, or watchdog timer output, and the LDO#, or longdog timer output. Both timers use the same clock circuitry. However, the time out period for each timers is independently programmable. When the timer has timed out for either the watchdog or the longdog, their respective outputs are driven low. The timers are Reset to t_0 by a low-to-high transition on the WLDI input.

Note: If WLDI is held high the WDO# output is disabled and the LDO# transitions low after its programmed time out period t_{PLDTO} . It remains low for t_{PLDTO} returning high for t_{PLDTO} seconds, and repeating the pulse output until the next low-to-high transition on the WLDI input.

Both timers are disabled during the initial power-on operation and will not start until all RST# outputs have been released. The end of the initial programmable reset time-out period, t_{PRTO} , is effectively t_0 for both timers. Asserting MR# or the occurrence of a fault condition causing any Reset disables the timers until the RST# outputs are released. Refer to Figure 10 for an illustration of the relation between the timer outputs, WLDI and the Reset functions.

SERIAL INTERFACE

Access to the configuration registers and memory array is carried out over an industry standard 2-wire serial interface (I²C). SDA is a bi-directional data line and SCL is the clock input. Data is clocked in on the rising edge of SCL and clocked out by the falling edge of SCL. All data transfers begin with the MSB. During data transfers SDA must remain stable while SCL is



high. Data are transferred in 8-bit packets with an intervening clock period in which an acknowledge is provided by the device receiving data.

The SCL high period ($t_{\rm HIGH}$) is used for generating start and stop conditions that precede and end most transactions on the serial bus. A high-to-low transition of SDA during $t_{\rm HIGH}$ is a start condition and a low-to-high transition of SDA during $t_{\rm HIGH}$ is a stop condition.

The interface protocol allows operation of multiple devices and types of devices on a single bus through the use of unique device addressing. The address byte is comprised of a 4-bit device type identifier, a 3-bit bus address, and a single bit indicating that the operation is a read or a write. Refer to Table 2 for an illustration of the configuration of the address as defined for the SMT4004A.

The device type identifier for the memory array is generally set to 1010_{BIN} following the industry standard for a typical nonvolatile memory. There is an option to change the identifier to 1011_{BIN} allowing it to be used on a bus that may be occupied by other memory devices. The configuration and fault status registers are accessible with a separate device type identifier of 1001_{BIN} .

The bus address is defined by the state ('0' or '1') of the A0, A1 and A2 pins. The serial data stream must match the state of these pins.

WRITE

Writing to the memory or a configuration register is illustrated in Figures 16 and 18. A start condition followed by the address byte is provided by the host; the SMT4004A responds with an acknowledge; the host then responds by sending the memory address pointer or configuration register address pointer; the SMT4004A responds with an acknowledge; the host then clocks in the data. For memory writes an additional 15 bytes of data can be written. Only one configuration register can be written per data transfer.

After the last byte is clocked in a stop condition must be issued for the nonvolatile write operation to proceed.

READ

The address pointer for the registers and the memory can only be changed by a write command. If a read command is issued without address conditioning the data that is clocked out will be from a location pointed to by the last written (or read) address incremented by one.

In order to read data from a specific location a false write command is issued. The sequence is: issue a start and a device address with a write command; wait for an acknowledge; send the array or register address; wait for an acknowledge; issue a new start and device address with a read command; wait for an acknowledge then proceed to clock out data. For memory reads the host can acknowledge receipt of data and then continue clocking out data and acknowledging without restriction. For register reads only a single location can be read with each command sequence. All read operations are concluded by issuing a stop condition. Refer to Figures 17 and 19 for an illustration of the read sequence.

MR# AND THE SERIAL INTERFACE

When writing the memory array the MR# input must be high. When writing the memory array the SMT4004A cannot be in reset.

When reading the status registers or memory array the state of the MR# input is ignored.

When writing the configuration registers the default requirement for MR# is for it to be asserted or low. There is an option that allows this to be a 'don't care' input; that is, the pin can be high or low and the configuration registers can be written. [This option is chosen on the Miscellaneous Settings tab of the Windows GUI]

Table 2. Address Bytes

	Device Identifier Bus Address		R/W	Action					
D7	D6	D5	D4	D3	D2	D1	D0		
1	0	1	0	A2	A1	A0	1	Read Memory	
1	0	1	0	A2	A1	A0	0	Write Memory	
1	0	1	1	A2	A1	A0	1	Read Memory (alternate address)	
1	0	1	1	A2	A1	A0	0	Write Memory (alternate address)	
1	0	0	1	A2	A1	A0	1	Read Registers	
1	0	0	1	A2	A1	A0	0	Write Registers	






Figure 16. Memory Write Sequence.




Figure 17. Memory Read Sequence.




Figure 18. Write Configuration Register Sequence.




Figure 19. Read Configuration Register or Status Register Sequence.



PROTOTYPING WITH THE SMT4004A WINDOWS GUI SOFTWARE

For prototyping and device evaluation use the Windows Graphical User Interface (GUI) and SMX3200 device programmer with the SMT4004A. The programming system is available from the Summit website (www.summitmicro.com). Further explanation of the 32 individual configuration registers and associated GUI settings are included in Application Note 22.

After installing and starting the interface the screen will display six different tabs. (Before proceeding, click on the Read Config button or Load Defaults). Each tab represents a group of functions and features that need to be selected for the end application.

Power Managers, Resets and IRQ#s TAB

This screen allows the user to select any one of the four managers and then configure its operation. The required information for each manager is:

- ✓ Enable or disable the manager. If a manager is disabled, OV must be disabled on that manager.
- ✓ Tracking Mode or Soft Start.
- ✓ Bus-Side Operation: adjust the UV and OV thresholds enable their use individually.
- ✓ Card-Side Operation: adjust the UV1 and UV2 thresholds and enable the use of UV2.
- ✓ Turn off or select a QT threshold.
- ✓ Select the sources that can trigger an interrupt.
- ✓ Select the sources that can trigger a Reset.

Slew Rate, Timer and Circuit Breaker

- ✓ Select the VGATE slew rate for both power-on and power-off.
- ✓ The Circuit breaker delay is the programmable filter.
- ✓ The 300mV Trakker Action refers to the optional actions that can be taken if a differential of more than 300mV is detected by tracking managers.
- ✓ Select which manager can generate a TRKR_IRQ#.
- ✓ Select the reset timeout period.
- ✓ Select both the LDO# and WDO# timer values.

Crowbar and Pin Polarity

- ✓ Select one or more Crowbar Source Enables.
- ✓ Select Crowbar pin function.
- ✓ Select "Active" pin polarity.

IRQ#, Circuit Breaker, OV Settings

These are important house keeping chores that need to be selected.

Starting at the bottom:

✓ Configure the IRQ# options.

Next:

- ✓ The circuit breaker trip point is the voltage drop across the sense resistor that will be used to determine an over-current condition.
- ✓ The last two boxes determine the action that is taken if an over-current condition exists.

Miscellaneous Settings

- ✓ MRB (MR#), I²C power-On/Off Memory Address Select and Bus Address Response all configure the operation of the serial interface.
- ✓ Select Fault Latching Capability.
- ✓ Select whether the VO inputs need to be near 0V before tracking commences (Disable option).

Memory Array and Status Regs

The memory array function allows reading and writing the array. The GUI screen displays an 'addressrelative' bit map of the contents of the array.

This TAB provides access to the fault status registers and the ability to clear them during debug.



USE A KELVIN CONNECTION FOR ACCURATE CURRENT MEASUREMENT

High current measurements using a series resistor can be very accurate when a Kelvin connection is used between the resistor and the VI and CB inputs. A Kelvin connection is a 4-terminal connection, usually made to a 2-terminal device, separating the current path through the resistor from the voltage drop across the resistor. The sense points are located as physically close to the resistor terminals as possible. This eliminates inaccuracies that may be caused by randomly placing the sense connection along the power trace on the printed circuit board. Figure 20 illustrates the 4-wire Kelvin principle applied to a 2-terminal surface mount sense resistor.

Current sense resistors are available from a number of manufacturers in two basic styles: open air and resistor chips. Open air resistors are metal strips and are available in both leaded and surface mount packages. Resistor chips are surface mount packages and offer excellent thermal characteristics. Both styles are available in resistance ranges from $<1m\Omega$ to 1Ω . True 4-terminal sense resistors are available, but are generally more expensive. Unless extreme precision is required the 2-terminal resistor is the economical choice with PCB traces tapping off the trace at the resistor ends to provide the 4-terminal Kelvin connection.




Figure 20. Typical Kelvin Connection

The VI input with highest potential is effectively the power supply pin for the SMT4004A. This means there will be additional current (max. 3mA) on this PCB trace. This sense resistor (RS) to VI trace should be of sufficient size to eliminate any unwanted voltage

drop. For optimal performance the other three RS/VI & RS/CB traces should be nearly of equal length and the sense resistor(s) should be as close to the SMT4004A as possible.

POWER MOSFETS

Selection of MOSFET switches for the SMT4004A Tracker is a compromise between load regulation, board area, and MOSFET cost. To obtain good load regulation with low supply voltages the MOSFET must have a very low ON resistance (RDS(ON)).

SELECTING A MOSFET AND THE SENSE RESISTOR VALUES FOR THE SMT4004A.

The following is an example of how to determine the MOSFET and Sense resistor values for a given power supply.

For a 1.8V supply with a 10A maximum load current, the load resistance is equivalent to $180m\Omega$. If the total resistance of the sense resistor plus trace resistance plus MOSFET ON ($R_{DS(ON)}$) resistance is $9m\Omega$, the load regulation is approximately 5% for a load change from 0A to 10A.

Assume the selected circuit breaker trip voltage is 25mV. If the voltage drop across the MOSFET is kept below 25mV at maximum current then a total drop of 50mV yields a load regulation of less than 3% with a 1.8V supply, and 1% with a 5V supply. Choosing a suitable MOSFET is simply a matter of applying Ohm's law once the supply voltage, load current, and load regulation requirements are known.

For the 1.8V & 10A example choose the current sense resistor first. A margin should be allowed; so set the trip current higher than the operating current. For example, choosing 12.5A yields 25% over-current and allows for the tolerances of the resistor and trip voltage. With a nominal trip voltage of 25mV and a trip current of 12.5A the current sense resistor is $2m\Omega$. The MOSFET RDS(ON) must be below $7m\Omega$. Some low $R_{DS(ON)}$ MOSFETs are shown in Table 3.



PARALLELING MOSFETS REDUCES VOLTAGE DROPS AND POWER DISSIPATION

When supply regulation is unacceptable due to high $\ensuremath{\mathsf{RDS}}(\ensuremath{\mathsf{ON}})$ two or more MOSFETs may be wired in parallel to lower the $\ensuremath{\mathsf{RDS}}(\ensuremath{\mathsf{ON}})$. For lower voltage supplies with high current, such as a 1V supply delivering 15A of load current, load regulation is improved by using two or more MOSFETs in parallel. The $\ensuremath{\mathsf{RDS}}(\ensuremath{\mathsf{ON}})$ is halved when two identical MOSFETs are connected as in Figure 21. The MOSFET gates must be connected with identical gate resistors.

REMOTE SENSING

This technique can be used with power supplies that have Sense inputs. Remote sensing eliminates the effect of the current sense resistor voltage drop. With this arrangement (Figure 22) only the MOSFET $R_{DS(ON)}$ must be considered and a wider selection of devices can be used.




Figure 21. Parallel MOSFET Connections




Figure 22. Remote Sense Connections

Table 3. Available Low R_{DS(ON)} Power MOSFETs

Part Number	Manufacturer	V _{(BR)DSS}	$R_{DS(ON)}$ @ V_{GS} = 10V	I _D @100°C	Package
IRF3703	International Rectifier	30V	2.8mΩ max.	180A	Super D2
IRF1404S	International Rectifier	40V	4m $Ω$ max.	162A	D2PAK
IRF6601	International Rectifier	20V	3.8 m Ω max.	20A	DirectFET™
IRL3803S	International Rectifier	30V	6m $Ω$ max.	140A	D2PAK
HUF76145S3S	Fairchild Semiconductor	30V	4.5m $Ω$ max.	75A	D2PAK
HUF76145S3S	Fairchild Semiconductor	30V	5.5m $Ω$ max.	75A	D2PAK
STV160NF03L	ST Microelectronics	30V	2.8m $Ω$ max.	113A	Power SO-10
STB80NF03L-04	ST Microelectronics	30V	4m $Ω$ max.	56A	D2PAK
SUB75N03-04	Vishay Siliconix	30V	4mΩ max.	75A	TO-263
SUB75N04-05L	Vishay Siliconix	40V	5.5m $Ω$ max.	55A	TO-263

31






Figure 23 – IBM[™] PowerNP NP4GS3 Network Processor Reference Platform. (Not all connections are shown. Please contact IBM[™] for further information). 2072 1.1 3/7/03

Summit Microelectronics, Inc






Figure 24 - Minimum External Component Requirements for an SMT4004A Application.

See application notes 20 and 25 for additional recommendations for operation in telecom systems or noisy environments.



DEVELOPMENT HARDWARE AND SOFTWARE

The end user can obtain the Summit SMX3200 programming system for device prototype development. The SMX3200 system consists of a programming Dongle, cable and Windows GUI software. It can be ordered on the website or from a local Summit representative. The latest revisions of all software and an Application Brief describing the SMX3200 is available from the website (www.summitmicro.com).

The SMX3200 programming Dongle/cable interfaces directly between a PC's parallel port and the target application. The SMT4004A is then configured onscreen via an intuitive graphical user interface employing drop-down menus.

The Windows GUI software will generate the data and send it in I²C serial bus format so that it can be

directly downloaded to the SMT4004A via the programming Dongle and cable. An example of the connection interface is shown in Figure 25.

When design prototyping is complete the software can generate a HEX data file that should be transmitted to Summit for design verification and approval. Summit will then assign a unique customer ID to the HEX code and program production devices. The devices are marked with the customer ID as a part number suffix per the marking specification shown at the end of the data sheet.

Please be aware that the end user can always reconfigure a product that has been programmed by Summit, however, doing so does not allow the part to be fully tested with the new configuration register settings.




Figure 25 SMX3200 Programmer I²C Serial Bus Connections to Program the SMT4004A.



DEFAULT CONFIGURATION REGISTER SETTINGS - SMT4004AF-181

Table 4

Register	Hex Contents	Configured as:			
R00	В0	Bus-Side VI1 UV Threshold set to 4.424V - PVIT _{UV}			
R01	50	Bus-Side VI2 UV Threshold set to 2.501V - PVIT _{UV}			
R02	30	Bus-Side VI3 UV Threshold set to 1.860V - PVIT _{UV}			
R03	20	Bus-Side VI4 UV Threshold set to 1.540V - PVIT _{UV}			
R04	47	Bus-Side VI1 UV enabled , OV disabled, OV Threshold set to 6.548V - PVIT _{OV}			
R05	4F	Bus-Side VI2 UV enabled , OV disabled, OV Threshold set to 4.502 - PVIT _{OV}			
R06	4F	Bus-Side VI3 UV enabled , OV disabled, OV Threshold set to 3.348V - $PV\Pi_{ov}$			
R07	4F	Bus-Side VI4 UV enabled , OV disabled, OV Threshold set to 2.772V - $PV\Pi_{OV}$			
R08	В0	Card-Side VO1 Threshold set to 4.424V - PVOT _{UV1}			
R09	50	Card-Side VO2 Threshold set to 2.501V - PVOT _{UV1}			
R0A	30	Card-Side VO3 Threshold set to 1.860V - PVOT _{UV1}			
R0B	20	Card-Side VO4 Threshold set to 1.540V - PVOT _{UV1}			
R0C	CF	Card-Side VO1 Threshold 2 set to 3.759V - PVOT _{UV2}			
R0D	CF	Card-Side VO2 Threshold 2 set to 2.125V - PVOT _{UV2}			
R0E	8F	Card-Side VO3 Threshold 2 set to 1.580V - PVOT _{UV2}			
R0F	8F	Card-Side VO4 Threshold 2 set to 1.309V - PVOT _{UV2}			
R10	05	Responds to pin biased addresses, 1010 _{BN} , 250V/s slew rate on and off			
R11	88	Enable RST# source VOX-UV1			
R12	88	Enable RST# source VOX-UV1			
R13	00	Disable all IRQ# sources			
R14	00	Disable all IRQ# sources			
R15	E0	800 ms POR to IRQ# delay, disable all QT-CBX IRQ# Triggers CB Trip point set to 50mV			
R18	40 - Note <u>1</u> /	MR# Required to Program, Fault Latching disabled, PC Power On/Off Disabled, OV does not cause a Forced ShutDown			
R19	00	Disable all Crowbar sources			
R1A	00	Disable Quicktrip Threshold on all manager channels			
R1B	00	All outputs active low, over current delay 25µs			
R1C	C0	Reset 200ms, Longdog off, Watchdog off			
NIU.		Theset 200ms, Longuog on, Watchloog on			


Note 1/- Bits D5, D6 and D7 are reserved bits; therefore the contents of R18 may not be 00_h.

The default device ordering number is SMT4004AF-181, is programmed as described above and tested over the commercial temperature range. Application Note 22 contains a complete description of the default settings and each of the 32 individual Configuration Registers. The default configuration does not include Registers R16 and R17 (virtual addresses) or R1D, R1E and R1F (Fault Status Registers).




PACKAGE

48 PIN TQFP PACKAGE






PART MARKING



ORDERING INFORMATION



NOTICE

SUMMIT Microelectronics, Inc. reserves the right to make changes to the products contained in this publication in order to improve design, performance or reliability. SUMMIT Microelectronics, Inc. assumes no responsibility for the use of any circuits described herein, conveys no license under any patent or other right, and makes no representation that the circuits are free of patent infringement. Charts and schedules contained herein reflect representative operating parameters, and may vary depending upon a user's specific application. While the information in this publication has been carefully checked, SUMMIT Microelectronics, Inc. shall not be liable for any damages arising as a result of any error or omission.

SUMMIT Microelectronics, Inc. does not recommend the use of any of its products in life support or aviation applications where the failure or malfunction of the product can reasonably be expected to cause any failure of either system or to significantly affect their safety or effectiveness. Products are not authorized for use in such applications unless SUMMIT Microelectronics, Inc. receives written assurances, to its satisfaction, that: (a) the risk of injury or damage has been minimized; (b) the user assumes all such risks; and (c) potential liability of SUMMIT Microelectronics, Inc. is adequately protected under the circumstances.

Revision 1.1 - This document supersedes all previous versions and covers Status Tracking Code 13 and Windows GUI revision 3.3.0 and later. Please check the Summit Microelectronics, Inc. web site at www.summitmicro.com for data sheet updates.

© Copyright 2003 SUMMIT MICROELECTRONICS. Inc. Power Management for Communications™

I²C is a trademark of Philips Corporation.

IBM, the IBM logo, PowerPC, and PowerPC 750 are trademarks of International Business Machines in the United States and/or other countries. TRAKKINGTM and TRAKKERTM are trademarks of Summit Microelectronics, Inc.,