



CEM4532



Jan. 2003

Dual Enhancement Mode Field Effect Transistor (N and P Channel)

5

FEATURES

- 30V , 4.7A , $R_{DS(ON)}=55m\Omega$ @ $V_{GS}=10V$.
 $R_{DS(ON)}=85m\Omega$ @ $V_{GS}=4.5V$.
- 30V , -4.5A , $R_{DS(ON)}=80m\Omega$ @ $V_{GS}=-10V$.
 $R_{DS(ON)}=135m\Omega$ @ $V_{GS}=-4.5V$.
- Super high dense cell design for extremely low $R_{DS(ON)}$.
- High power and current handing capability.
- Surface Mount Package.



ABSOLUTE MAXIMUM RATINGS ($T_A=25^\circ C$ unless otherwise noted)

Parameter	Symbol	N-Channel	P-Channel	Unit
Drain-Source Voltage	V_{DS}	30	-30	V
Gate-Source Voltage	V_{GS}	± 20	± 20	V
Drain Current-Continuous ^a -Pulsed	I_D	± 4.7	± 4.5	A
	I_{DM}	± 20	± 20	A
Drain-Source Diode Forward Current ^a	I_S	1.7	-1.7	A
Maximum Power Dissipation ^a	P_D	2.0		W
Operating Junction and Storage Temperature Range	T_J, T_{STG}	-55 to 150		$^\circ C$

THERMAL CHARACTERISTICS

Thermal Resistance, Junction-to-Ambient ^a	$R_{\theta JA}$	62.5	$^\circ C/W$
--	-----------------	------	--------------

CEM4532

N-Channel ELECTRICAL CHARACTERISTICS ($T_A=25^\circ\text{C}$ unless otherwise noted)

5

Parameter	Symbol	Condition	Min	Typ ^c	Max	Unit
OFF CHARACTERISTICS						
Drain-Source Breakdown Voltage	BV_{DSS}	$V_{\text{GS}} = 0\text{V}, I_{\text{D}} = 250\mu\text{A}$	30			V
Zero Gate Voltage Drain Current	I_{DSS}	$V_{\text{DS}} = 30\text{V}, V_{\text{GS}} = 0\text{V}$		1		μA
Gate-Body Leakage	I_{GSS}	$V_{\text{GS}} = \pm 20\text{V}, V_{\text{DS}} = 0\text{V}$		± 100		nA
ON CHARACTERISTICS^b						
Gate Threshold Voltage	$V_{\text{GS}(\text{th})}$	$V_{\text{DS}} = V_{\text{GS}}, I_{\text{D}} = 250\mu\text{A}$	1		3	V
Drain-Source On-State Resistance	$R_{\text{DS}(\text{ON})}$	$V_{\text{GS}} = 10\text{V}, I_{\text{D}} = 4.7\text{A}$		40	55	$\text{m}\Omega$
		$V_{\text{GS}} = 4.5\text{V}, I_{\text{D}} = 3.7\text{A}$		70	85	$\text{m}\Omega$
On-State Drain Current	$I_{\text{D}(\text{ON})}$	$V_{\text{DS}} = 5\text{V}, V_{\text{GS}} = 10\text{V}$	15			A
Forward Transconductance	g_{FS}	$V_{\text{DS}} = 15\text{V}, I_{\text{D}} = 4.7\text{A}$		5		S
DYNAMIC CHARACTERISTICS^c						
Input Capacitance	C_{iss}	$V_{\text{DS}} = 15\text{V}, V_{\text{GS}} = 0\text{V}$ $f = 1.0\text{MHz}$		357		pF
Output Capacitance	C_{oss}			190		pF
Reverse Transfer Capacitance	C_{rss}			60		pF
SWITCHING CHARACTERISTICS^c						
Turn-On Delay Time	$t_{\text{D}(\text{ON})}$	$V_{\text{DD}} = 15\text{V},$ $I_{\text{D}} = 1\text{A},$ $V_{\text{GS}} = 10\text{V},$ $R_{\text{GEN}} = 6\Omega$		15	30	ns
Rise Time	t_{r}			18	40	ns
Turn-Off Delay Time	$t_{\text{D}(\text{OFF})}$			30	60	ns
Fall Time	t_{f}			5	15	ns
Total Gate Charge	Q_{g}			10.4	15	nC
Gate-Source Charge	Q_{gs}	$V_{\text{DS}} = 15\text{V}, I_{\text{D}} = 4.7\text{A},$ $V_{\text{GS}} = 10\text{V}$		2.3		nC
Gate-Drain Charge	Q_{gd}			2.8		nC

CEM4532

5

P-Channel ELECTRICAL CHARACTERISTICS (TA=25°C unless otherwise noted)

Parameter	Symbol	Condition	Min	Typ ^c	Max	Unit
OFF CHARACTERISTICS						
Drain-Source Breakdown Voltage	BVDSS	V _{GS} = 0V, I _D = 250μA	-30			V
Zero Gate Voltage Drain Current	I _{DSS}	V _{DS} = -30V, V _{GS} = 0V			-1	μA
Gate-Body Leakage	I _{GSS}	V _{GS} = ±20V, V _{DS} = 0V			±100	nA
ON CHARACTERISTICS^b						
Gate Threshold Voltage	V _{GS(th)}	V _{DS} = V _{GS} , I _D = -250μA	-1		-3	V
Drain-Source On-State Resistance	R _{D(S(ON))}	V _{GS} = -10V, I _D = -4.5A		60	80	mΩ
		V _{GS} = -4.5V, I _D = -3.6A		105	135	mΩ
On-State Drain Current	I _{D(ON)}	V _{DS} = -5V, V _{GS} = -10V	-15			A
Forward Transconductance	g _F	V _{DS} = -15V, I _D = -4.5A		5.8		S
DYNAMIC CHARACTERISTICS^c						
Input Capacitance	C _{iss}	V _{DS} = -15V, V _{GS} = 0V f = 1.0MHz		448		pF
Output Capacitance	C _{oss}			317		pF
Reverse Transfer Capacitance	C _{rss}			308		pF
SWITCHING CHARACTERISTICS^c						
Turn-On Delay Time	t _{D(ON)}	V _{DD} = -15V, I _D = -1A, V _{GEN} = -10V, R _{GEN} = 6Ω		19	45	ns
Rise Time	t _r			19	45	ns
Turn-Off Delay Time	t _{D(OFF)}			38	75	ns
Fall Time	t _f			48	95	ns
Total Gate Charge	Q _g			18	23	nC
Gate-Source Charge	Q _{gs}	V _{DS} = -15V, I _D = -4.5A, V _{GS} = -10V		3		nC
Gate-Drain Charge	Q _{gd}			4.5		nC

CEM4532

ELECTRICAL CHARACTERISTICS ($T_A=25^\circ\text{C}$ unless otherwise noted)

5

Parameter	Symbol	Condition	Min	Typ ^c	Max	Unit
DRAIN-SOURCE DIODE CHARACTERISTICS^b						
Diode Forward Voltage	V_{SD}	$V_{GS} = 0\text{V}, I_S = 1.7\text{A}$ N-Ch $V_{GS} = 0\text{V}, I_S = -1.7\text{A}$ P-Ch	0.8	1.2	-0.8	-1.2
						V

Notes

- a. Surface Mounted on FR4 Board, $t \leq 10\text{sec}$.
- b. Pulse Test: Pulse Width $\leq 300\ \mu\text{s}$, Duty Cycle $\leq 2\%$.
- c. Guaranteed by design, not subject to production testing.




Figure 1. Output Characteristics




Figure 2. Transfer Characteristics




Figure 3. Capacitance




Figure 4. On-Resistance Variation with Temperature

CEM4532

5




Figure 5. Gate Threshold Variation with Temperature




Figure 6. Breakdown Voltage Variation with Temperature




Figure 7. Transconductance Variation with Drain Current




Figure 8. Body Diode Forward Voltage Variation with Source Current




Figure 9. Gate Charge




Figure 10. Maximum Safe Operating Area

CEM4532

5




Figure 11. Output Characteristics




Figure 12. Transfer Characteristics




Figure 13. Capacitance




Figure 14. On-Resistance Variation with Temperature




Figure 15. Gate Threshold Variation with Temperature

5-12




Figure 16. Breakdown Voltage Variation with Temperature

CEM4532

5

P-Channel




Figure 17. Transconductance Variation with Drain Current




Figure 18. Body Diode Forward Voltage Variation with Source Current




Figure 19. Gate Charge




Figure 20. Maximum Safe Operating Area

CEM4532

5




Figure 21. Switching Test Circuit




Figure 22. Switching Waveforms




Figure 23. Normalized Thermal Transient Impedance Curve