


# CEM4435





## P-Channel Enhancement Mode Field Effect Transistor

5

### FEATURES

- -30V , -8A ,  $R_{DS(ON)}=20m\Omega$  @ $V_{GS}=-10V$ .
- -5A ,  $R_{DS(ON)}=35m\Omega$  @ $V_{GS}=-4.5V$ .
- Super high dense cell design for extremely low  $R_{DS(ON)}$ .
- High power and current handing capability.
- Surface mount Package.



### ABSOLUTE MAXIMUM RATINGS ( $T_A=25^\circ C$ unless otherwise noted)

Parameter	Symbol	Limit	Unit
Drain-Source Voltage	$V_{DS}$	-30	V
Gate-Source Voltage	$V_{GS}$	$\pm 20$	V
Drain Current-Continuous <sup>a</sup> @ $T_J=125^\circ C$ -Pulsed <sup>b</sup>	$I_D$	$\pm 8$	A
	$I_{DM}$	$\pm 50$	A
Drain-Source Diode Forward Current <sup>a</sup>	$I_S$	-2.1	A
Maximum Power Dissipation <sup>a</sup>	$P_D$	2.5	W
Operating Junction and Storage Temperature Range	$T_J, T_{STG}$	-55 to 150	$^\circ C$

### THERMAL CHARACTERISTICS

Thermal Resistance, Junction-to-Ambient <sup>a</sup>	$R_{\theta JA}$	50	$^\circ C/W$
--	-----------------	----	--------------

# CEM4435

5

## ELECTRICAL CHARACTERISTICS (TA=25°C unless otherwise noted)

Parameter	Symbol	Condition	Min	Typ <sup>c</sup>	Max	Unit
<b>OFF CHARACTERISTICS</b>						
Drain-Source Breakdown Voltage	BVDSS	V <sub>GS</sub> =0V, I <sub>D</sub> =-250μA	-30			V
Zero Gate Voltage Drain Current	I <sub>DSS</sub>	V <sub>DS</sub> =-30V, V <sub>GS</sub> =0V			-1	μA
Gate-Body Leakage	I <sub>GSS</sub>	V <sub>GS</sub> = ±20V, V <sub>DS</sub> = 0V			±100	nA
<b>ON CHARACTERISTICS<sup>b</sup></b>						
Gate Threshold Voltage	V <sub>GS(th)</sub>	V <sub>DS</sub> =V <sub>GS</sub> , I <sub>D</sub> = -250μA	-1	-1.5	-3	V
Drain-Source On-State Resistance	R <sub>D(S(ON))</sub>	V <sub>GS</sub> =-10V, I <sub>D</sub> = -8A		17	20	mΩ
		V <sub>GS</sub> =-4.5V, I <sub>D</sub> = -5A		27	35	mΩ
On-State Drain Current	I <sub>D(ON)</sub>	V <sub>DS</sub> = -5V, V <sub>GS</sub> = -10V	-20			A
Forward Transconductance	g <sub>F</sub>	V <sub>DS</sub> = -15V, I <sub>D</sub> = -8A		15		S
<b>DYNAMIC CHARACTERISTICS<sup>c</sup></b>						
Input Capacitance	C <sub>iss</sub>	V <sub>DS</sub> = -15V, V <sub>GS</sub> = 0V f = 1.0MHz		2647		pF
Output Capacitance	C <sub>oss</sub>			870		pF
Reverse Transfer Capacitance	C <sub>rss</sub>			227		pF
<b>SWITCHING CHARACTERISTICS<sup>c</sup></b>						
Turn-On Delay Time	t <sub>D(ON)</sub>	V <sub>DD</sub> = -15V, I <sub>D</sub> = -1A, V <sub>GS</sub> = -10V, R <sub>GEN</sub> = 6Ω		22	30	ns
Rise Time	t <sub>r</sub>			20	28	ns
Turn-Off Delay Time	t <sub>D(OFF)</sub>			105	145	ns
Fall Time	t <sub>f</sub>			60	84	ns
Total Gate Charge	Q <sub>g</sub>			32	38	nC
Gate-Source Charge	Q <sub>gs</sub>	V <sub>DS</sub> = -15V, I <sub>D</sub> = -4.6A, V <sub>GS</sub> = -5V		4		nC
Gate-Drain Charge	Q <sub>gd</sub>			15		nC

# CEM4435

## ELECTRICAL CHARACTERISTICS ( $T_A=25^\circ\text{C}$ unless otherwise noted)

5

Parameter	Symbol	Condition	Min	Typ <sup>c</sup>	Max	Unit
<b>DRAIN-SOURCE DIODE CHARACTERISTICS<sup>b</sup></b>						
Diode Forward Voltage	$V_{SD}$	$V_{GS} = 0\text{V}$ , $I_S = -2.1\text{A}$		-0.75	-1.2	V

### Notes

- a. Surface Mounted on FR4 Board,  $t \leq 10\text{sec}$ .
- b. Pulse Test: Pulse Width  $\leq 300\ \mu\text{s}$ , Duty Cycle  $\leq 2\%$ .
- c. Guaranteed by design, not subject to production testing.




Figure 1. Output Characteristics




Figure 2. Transfer Characteristics




Figure 3. Capacitance






Figure 4. On-Resistance Variation with Drain Current and Temperature

# CEM4435


5




**Figure 5. Gate Threshold Variation with Temperature**




**Figure 6. Breakdown Voltage Variation with Temperature**




**Figure 7. Transconductance Variation with Drain Current**



**Figure 8. Body Diode Forward Voltage Variation with Source Current**



**Figure 9. Gate Charge**



**Figure 10. Maximum Safe Operating Area**

# CEM4435

5




Figure 11. Switching Test Circuit




Figure 12. Switching Waveforms




Figure 13. Normalized Thermal Transient Impedance Curve