



CEM2005



PRELIMINARY

Dual Enhancement Mode Field Effect Transistor (N and P Channel)

5

FEATURES

- 20V , 6.0A , $R_{DS(ON)}=30m\Omega$ @ $V_{GS}=4.5V$.
 $R_{DS(ON)}=40m\Omega$ @ $V_{GS}=2.5V$.
- -20V , -4.3A , $R_{DS(ON)}=65m\Omega$ @ $V_{GS}=-4.5V$.
 $R_{DS(ON)}=100m\Omega$ @ $V_{GS}=-2.5V$.
- Super high dense cell design for extremely low $R_{DS(ON)}$.
- High power and current handling capability.
- Surface Mount Package.



ABSOLUTE MAXIMUM RATINGS ($T_A=25^{\circ}C$ unless otherwise noted)

Parameter	Symbol	N-Channel	P-Channel	Unit
Drain-Source Voltage	V_{DS}	20	-20	V
Gate-Source Voltage	V_{GS}	± 8	± 8	V
Drain Current-Continuous ^a -Pulsed	I_D	± 6	± 4.3	A
	I_{DM}	± 24	± 20	A
Drain-Source Diode Forward Current ^a	I_S	1.7	-1.7	A
Maximum Power Dissipation ^a	PD	2.0		W
Operating Junction and Storage Temperature Range	T_J, T_{STG}	-55 to 150		$^{\circ}C$

THERMAL CHARACTERISTICS

Thermal Resistance, Junction-to-Ambient ^a	$R_{\theta JA}$	62.5	$^{\circ}C/W$
--	-----------------	------	---------------

CEM2005

N-Channel ELECTRICAL CHARACTERISTICS (TA=25 °C unless otherwise noted)

5

Parameter	Symbol	Condition	Min	Typ ^c	Max	Unit
OFF CHARACTERISTICS						
Drain-Source Breakdown Voltage	BV _{DSS}	V _{GS} = 0V, I _D = 250μA	20			V
Zero Gate Voltage Drain Current	I _{DSS}	V _{DS} = 20V, V _{GS} = 0V			1	μA
Gate-Body Leakage	I _{GSS}	V _{GS} = ±8V, V _{DS} = 0V			±100	nA
ON CHARACTERISTICS^b						
Gate Threshold Voltage	V _{GS(th)}	V _{DS} = V _{GS} , I _D = 250μA	0.5		1	V
Drain-Source On-State Resistance	R _{DS(ON)}	V _{GS} = 4.5V, I _D = 5.0A		24	30	mΩ
		V _{GS} = 2.5V, I _D = 4.2A		32	40	mΩ
On-State Drain Current	I _{D(ON)}	V _{DS} = 5V, V _{GS} = 10V	20			A
Forward Transconductance	g _{FS}	V _{DS} = 15V, I _D = 5.0A		10		S
DYNAMIC CHARACTERISTICS^c						
Input Capacitance	C _{ISS}	V _{DS} = 8V, V _{GS} = 0V f = 1.0MHz		500		pF
Output Capacitance	C _{OSS}			300		pF
Reverse Transfer Capacitance	C _{RSS}			140		pF
SWITCHING CHARACTERISTICS^c						
Turn-On Delay Time	t _{D(ON)}	V _{DD} = 10V, I _D = 1A, V _{GS} = 4.5V, R _{GEN} = 6Ω		20	40	ns
Rise Time	t _r			18	40	ns
Turn-Off Delay Time	t _{D(OFF)}			60	108	ns
Fall Time	t _f			28	56	ns
Total Gate Charge	Q _g	V _{DS} = 10V, I _D = 4.7A, V _{GS} = 4.5V		10	15	nC
Gate-Source Charge	Q _{gs}			2.3		nC
Gate-Drain Charge	Q _{gd}			2.9		nC

CEM2005

P-Channel ELECTRICAL CHARACTERISTICS (TA=25 °C unless otherwise noted)

5

Parameter	Symbol	Condition	Min	Typ ^c	Max	Unit
OFF CHARACTERISTICS						
Drain-Source Breakdown Voltage	BV _{DSS}	V _{GS} = 0V, I _D = 250μA	-30			V
Zero Gate Voltage Drain Current	I _{DSS}	V _{DS} = -20V, V _{GS} = 0V			-1	μA
Gate-Body Leakage	I _{GSS}	V _{GS} = ±8V, V _{DS} = 0V			±100	nA
ON CHARACTERISTICS^b						
Gate Threshold Voltage	V _{GS(th)}	V _{DS} = V _{GS} , I _D = -250μA	-0.5		-1	V
Drain-Source On-State Resistance	R _{DS(ON)}	V _{GS} = -10V, I _D = -4.5A		50	65	mΩ
		V _{GS} = -4.5V, I _D = -3.6A		80	100	mΩ
On-State Drain Current	I _{D(ON)}	V _{DS} = -5V, V _{GS} = -10V	-15			A
Forward Transconductance	g _{FS}	V _{DS} = -15V, I _D = -4.5A		5.8		S
DYNAMIC CHARACTERISTICS^c						
Input Capacitance	C _{ISS}	V _{DS} = -8V, V _{GS} = 0V f = 1.0MHz		1430		pF
Output Capacitance	C _{OSS}			800		pF
Reverse Transfer Capacitance	C _{RSS}			325		pF
SWITCHING CHARACTERISTICS^c						
Turn-On Delay Time	t _{D(ON)}	V _{DD} = -10V, I _D = -1A, V _{GEN} = -4.5V, R _{GEN} = 6Ω		20	45	ns
Rise Time	t _r			21	45	ns
Turn-Off Delay Time	t _{D(OFF)}			76	135	ns
Fall Time	t _f			56	100	ns
Total Gate Charge	Q _g	V _{DS} = -10V, I _D = -4.3A, V _{GS} = -4.5V		19	25	nC
Gate-Source Charge	Q _{gs}			3		nC
Gate-Drain Charge	Q _{gd}			5		nC

CEM2005

ELECTRICAL CHARACTERISTICS ($T_A=25^{\circ}\text{C}$ unless otherwise noted)

5

Parameter	Symbol	Condition	Min	Typ ^c	Max	Unit
DRAIN-SOURCE DIODE CHARACTERISTICS^b						
Diode Forward Voltage	V_{SD}	$V_{GS} = 0\text{V}, I_S = 1.7\text{A}$ N-Ch			1.2	V
		$V_{GS} = 0\text{V}, I_S = -1.7\text{A}$ P-Ch			-1.2	

Notes

- a. Surface Mounted on FR4 Board, $t \leq 10\text{sec}$.
- b. Pulse Test: Pulse Width $\leq 300 \mu\text{s}$, Duty Cycle $\leq 2\%$.
- c. Guaranteed by design, not subject to production testing.

N-Channel




Figure 1. Output Characteristics




Figure 2. Transfer Characteristics




Figure 3. Capacitance




Figure 4. On-Resistance Variation with Temperature




Figure 5. Gate Threshold Variation with Temperature




Figure 6. Breakdown Voltage Variation with Temperature




Figure 7. Transconductance Variation with Drain Current




Figure 8. Body Diode Forward Voltage Variation with Source Current




Figure 9. Gate Charge




Figure 10. Maximum Safe Operating Area

CEM2005

5




Figure 11. Output Characteristics




Figure 12. Transfer Characteristics




Figure 13. Capacitance




Figure 14. On-Resistance Variation with Temperature




Figure 15. Gate Threshold Variation with Temperature




Figure 16. Breakdown Voltage Variation with Temperature

P-Channel




Figure 17. Transconductance Variation with Drain Current




Figure 18. Body Diode Forward Voltage Variation with Source Current




Figure 19. Gate Charge




Figure 20. Maximum Safe Operating Area

CEM2005

5




Figure 21. Switching Test Circuit




Figure 22. Switching Waveforms




Figure 23. Normalized Thermal Transient Impedance Curve