

STPC_® CLIENT

PC Compatible Embedded Microprocessor

- POWERFUL X86 PROCESSOR
- 64-BIT 66MHz BUS INTERFACE
- 64-BIT DRAM CONTROLLER
- SVGA GRAPHICS CONTROLLER
- UMA ARCHITECTURE
- VIDEO SCALER
- VIDEO OUTPUT PORT
- VIDEO INPUT PORT
- CRT CONTROLLER
- 135MHz RAMDAC
- 2 OR 3 LINE FLICKER FILTER
- SCAN CONVERTER
- PCI MASTER / SLAVE / ARBITER
- ISA MASTER/SLAVE
- IDE CONTROLLER
- DMA CONTROLLER
- INTERRUPT CONTROLLER
- TIMER / COUNTERS
- POWER MANAGEMENT

STPC CLIENT OVERVIEW

The STPC Client integrates a standard 5th generation x86 core, a DRAM controller, a graphics subsystem, a video pipeline, and support logic including PCI, ISA, and IDE controllers to provide a single Consumer orientated PC compatible subsystem on a single device.


The device is based on a tightly coupled Unified Memory Architecture (UMA), sharing the same memory array between the CPU main memory and the graphics and video frame buffers.

Extra facilities are implemented to handle video streams. Features include smooth scaling and colour space conversion of the video input stream and mixing of the video stream with non-video data from the frame buffer. The chip also includes anti-flicker filters to provide a stable, high-quality Digital TV output.

The STPC Client is packaged in a 388 Plastic Ball Grid Array (PBGA).



Figure 1. Logic Diagram



X86 Processor core

- Fully static 32-bit 5-stage pipeline, x86 processor with DOS, Windows and UNIX compatibility.
- Can access up to 4GB of external memory.
- KBytes unified instruction and data cache with write back and write through capability.
- Parallel processing integral floating point unit, with automatic power down.
- Clock core speeds up to of 75 MHz.
- Fully static design for dynamic clock control.
- Low power and system management modes.
- Optimized design for 3.3V operation.

DRAM Controller

- Integrated system memory and graphic frame memory.
- Supports up to 128 MBytes system memory in 4 banks and as little as MBytes.
- Supports 4MBytes, 8MBites, 16MBites, 32MBites single-sided and double-sided DRAM SIMMs.
- Four quad-word write buffers for CPU to DRAM and PCI to DRAM cycles.
- Four 4-word read buffers for PCI masters.
- Supports Fast Page Mode & EDO DRAMs.
- Programmable timing for DRAM parameters including CAS pulse width, CAS pre-charge time, and RAS to CAS delay.
- 60, 70, 80 & 100ns DRAM speeds.
- Memory hole size of 1 MByte to 8 MBytes supported for PCI/ISA buses.
- · Hidden refresh.

To check if your memory device is supported by the STPC, please refer to Table 6-69 in the Programming Manual.

• Graphics Controller

- 64-bit windows accelerator.
- Backward compatibility to SVGA standards.
- Hardware acceleration for text, bitblts, transparent blts and fills.
- Up to 64 x 64 bit graphics hardware cursor.
- · Up to 4MB long linear frame buffer.
- 8-, 16-, and 24-bit pixels.

CRT Controller

- Integrated 135MHz triple RAMDAC allowing up to 1024 x 768 x 75Hz display.
- 8-, 16-, 24-bit per pixels.
- Interlaced or non-interlaced output.

Video Pipeline

- Two-tap interpolative horizontal filter.
- Two-tap interpolative vertical filter.
- Colour space conversion (RGB to YUV and YUV to RGB).
- Programmable window size.
- Chroma and colour keying allowing video overlay.
- Programmable two tap filter with gamma correction or three tap flicker filter.
- Progressive to interlaced scan converter.

Video Input port

- Decodes video inputs in ITU-R 601/656 compatible formats.
- Optional 2:1 decimator
- Stores captured video in off setting area of the onboard frame buffer.
- Video pass through to the onboard PAL/ NTSC encoder for full screen video images.
- HSYNC and B/T generation or lock onto external video timing source.

PCI Controller

- Integrated PCI arbitration interface able to directly manage up to 3 PCI masters at a time.
- Translation of PCI cycles to ISA bus.
- Translation of ISA master initiated cycle to PCI
- Support for burst read/write from PCI master.
- The PCI clock runs at a third or half CPU clock speed.

- ISA master/slave
- The ISA clock generated from either 14.318MHz oscillator clock or PCI clock
- Supports programmable extra wait state for ISA cycles
- Supports I/O recovery time for back to back I/ O cycles.
- Fast Gate A20 and Fast reset.
- Supports the single ROM that C, D, or E. blocks shares with F block BIOS ROM.
- Supports flash ROM.
- Buffered DMA & ISA master cycles to reduce bandwidth utilization of the PCI and Host bus.
- IDE Interface
- Supports PIO
- Supports up to Mode 5 Timings
- Supports up to 4 IDE devices
- Individual drive timing for all four IDE devices
- Concurrent channel operation (PIO modes) -4 x 32-Bit Buffer FIFO per channel
- Support for PIO mode 3 & 4
- Support for 11.1/16.6 MB/s, I/O Channel Ready PIO data transfers.

- Supports both legacy & native IDE modes
- Supports hard drives larger than 528MB
- Support for CD-ROM and tape peripherals
- Backward compatibility with IDE (ATA-1).
- Integrated peripheral controller
- 2X8237/AT compatible 7-channel DMA controller.
- 2X8259/AT compatible interrupt Controller.
 16 interrupt inputs ISA and PCI.
- Three 8254 compatible Timer/Counters.
- Power Management
- Four power saving modes: On, Doze, Standby, Suspend.
- Programmable system activity detector
- Supports SMM.
- Supports STOPCLK.
- Supports IO trap & restart.
- Independent peripheral time-out timer to monitor hard disk, serial & parallel ports.
- Supports RTC, interrupts and DMAs wake-up

UPDATE HISTORY FOR OVERVIEW

The following changes have been made to the Board Layout Chapter on 02/02/2000.

Section	Change	Text
		To check if your memory device is supported by the STPC, please refer to Table 6-69 Host Address to MA Bus Mappingin the Programming Manual.

The following changes have been made to the Board Layout Chapter from Revision 1.0 to Release 1.2.

Section	Change	Text
N/A	Replaced	"fully PC compatible" With "with DOS, Windows and UNIX compatibility"
N/A	Replaced	"133 MHz " With 75 MHz"
N/A	Removed	"Drivers for Windows and other operating systems."
N/A	Removed	"Requires external frequency synthesizer and reference sources."
N/A	Replaced	"Chroma and colour keying for integrated video overlay." With "Chroma and colour keying allowing video overlay.
N/A	Replaced	"Accepts video inputs in CCIR 601/656 or ITU-R 601/656, and decodes the stream." With "Decodes video inputs in ITU-R 601/656 compatible formats.
N/A	Replaced	"Fully compliant with PCI 2.1 specification. Integrated PCI arbitration interface. Up to 3 masters can connect directly. External PAL allows for greater than 3 masters." With "Integrated PCI arbitration interface able to directly manage up to 3 PCI masters at a time."
N/A	Replaced	"0.33X and 0.5X CPU clock PCI clock." With "The PCI clock runs at a third or half CPU clock speed."
N/A	Removed	"Supports flash ROM."
N/A	Replaced	"Supports ISA hidden refresh." With "Supports flash ROM."
N/A	Replaced	"Buffered DMA & ISA master cycles to reduce bandwidth utilization of the PCI and Host bus. NSP compliant." With "Buffered DMA & ISA master cycles to reduce bandwidth utilization of the PCI and Host bus. "
N/A	Replaced	"Supports PIO and Bus Master IDE" With "Supports PIO"
N/A	Removed	"Transfer Rates to 22 MBytes/sec"
N/A	Added	"Individual drive timing for all four IDE devices "
N/A	Replaced	"Concurrent channel operation (PIO & DMA modes) - 4 x 32-Bit Buffer FIFO per channel" With "Concurrent channel operation (PIO modes) - 4 x 32-Bit Buffer FIFO per channel"
N/A	Removed	"Support for DMA mode 1 & 2." "Support for 11.1/16.6 MB/s, I/O Channel Ready PIO data transfers." "Supports 13.3/16.6 MB/s DMA data transfers" "Bus Master with scatter/gather capability " "Multi-word DMA support for fast IDE drives " "Individual drive timing for all four IDE devices " "Supports both legacy & native IDE modes" "Supports hard drives larger than 528MB" "Support for CD-ROM and tape peripherals" "Backward compatibility with IDE (ATA-1)." "Drivers for Windows and other OSes"

UPDATE HISTORY FOR OVERVIEW

Section	Change	Text
N/A	Added	"Support for 11.1/16.6 MB/s, I/O Channel Ready PIO data transfers." "Supports both legacy & native IDE modes" "Supports hard drives larger than 528MB" "Support for CD-ROM and tape peripherals" "Backward compatibility with IDE (ATA-1)."
N/A	Removed	"Co-processor error support logic."
N/A	Replaced	"Supports SMM and APM" With "Supports SMM"
N/A	Removed	"Slow system clock down to 8MHz" "Slow Host clock down to 8Hz" "Slow graphic clock down to 8Hz"

47/°

1.GENERAL DESCRIPTION

At the heart of the STPC Client is an advanced processor block, dubbed the ST X86. The ST X86 includes a powerful x86 processor core along with a 64-bit DRAM controller, advanced 64-bit accelerated graphics and video controller, a high speed PCI local-bus controller and Industry standard PC chip set functions (Interrupt controller, DMA Controller, Interval timer and ISA bus) and EIDE controller.

The STPC Client has in addition to the 5ST86 a Video subsystem and high quality digital Television output.

The STMicroelectronics x86 processor core is embedded with standard and application specific peripheral modules on the same silicon die. The core has all the functionality of the ST Microelectronics standard x86 processor products, including the low power System Management Mode (SMM).

System Management Mode (SMM) provides an additional interrupt and address space that can be used for system power management or software transparent emulation of peripherals. While running in isolated SMM address space, the SMM interrupt routine can execute without interfering with the operating system or application programs.

Further power management facilities include a suspend mode that can be initiated from either hardware or software. Because of the static nature of the core, no internal data is lost.

The STPC Client makes use of a tightly coupled Unified Memory Architecture (UMA), where the same memory array is used for CPU main memory and graphics frame-buffer. This significantly reduces total system memory with system performances equal to that of a comparable solution with separate frame buffer and system memory. In addition, memory bandwidth is improved by attaching the graphics engine directly to the 64-bit processor host interface running at the speed of the processor bus rather than the traditional PCI bus.

The 64-bit wide memory array provides the system with 320MB/s peak bandwidth, double that of an equivalent system using 32 bits. This allows for higher screen resolutions and greater colour depth. The processor bus runs at the speed of the processor (DX devices) or half the speed (DX2 devices).

The 'standard' PC chipset functions (DMA, interrupt controller, timers, power management logic) are integrated with the x86 processor core.

The PCI bus is the main data communication link to the STPC Client chip. The STPC Client trans-

lates appropriate host bus I/O and Memory cycles onto the PCI bus. It also supports the generation of Configuration cycles on the PCI bus. The STPC Client, as a PCI bus agent (host bridge class), fully complies with PCI specification 2.1. The chip-set also implements the PCI mandatory header registers in Type 0 PCI configuration space for easy porting of PCI aware system BIOS. The device contains a PCI arbitration function for three external PCI devices.

The STPC Client integrates an ISA bus controller. Peripheral modules such as parallel and serial communications ports, keyboard controllers and additional ISA devices can be accessed by the STPC Client chip set through this bus.

An industry standard EIDE (ATA 2) controller is built into the STPC Client and connected internally via the PCI bus.

Graphics functions are controlled by the on-chip SVGA controller and the monitor display is managed by the 2D graphics display engine.

This Graphics Engine is tuned to work with the host CPU to provide a balanced graphics system with a low silicon area cost. It performs limited graphics drawing operations, which include hardware acceleration of text, bitblts, transparent blts and fills. These operations can operate on offscreen or on-screen areas. The frame buffer size is up to 4 MBytes anywhere in the physical main memory.

The graphics resolution supported is a maximum of 1280x1024 in 65536 colours at 75Hz refresh rate and is VGA and SVGA compatible. Horizontal timing fields are VGA compatible while the vertical fields are extended by one bit to accommodate above display resolution.

STPC Client provides several additional functions to handle MPEG or similar video streams. The Video Input Port accepts an encoded digital video stream in one of a number of industry standard formats, decodes it, optionally decimates it by a factor of 2:1, and deposits it into an off screen area of the frame buffer. An interrupt request can be generated when an entire field or frame has been captured.

The video output pipeline incorporates a videoscaler and colour space converter function and provisions in the CRT controller to display a video window. While repainting the screen the CRT controller fetches both the video as well as the normal non-video frame buffer in two separate internal FIFOs (256-Bytes each). The video stream can be colour-space converted (optionally) and smooth scaled. Smooth interpolative scaling in both horizontal and vertical direction are implemented. Colour and Chroma key functions are also implemented to allow mixing video stream with non-video frame buffer.

The video output passes directly to the RAMDAC for monitor output or through another optional colour space converter (RGB to 4:2:2 YCrCb) to the programmable anti-flicker filter. The flicker filter is configured as either a two line filter with gamma correction (primarily designed for DOS type text) or a 3 line flicker filter (primarily designed for Windows type displays). The flicker filter is optional and can be software disabled for use with large screen area's of video.

The Video output pipeline of the STPC Client interfaces directly to the external digital TV encoder (STV0119). It takes a 24 bit RGB non-interlaced pixel stream and converts to a multiplexed 4:2:2 YCrCb 8 bit output stream, the logic includes a progressive to interlaced scan converter and logic to insert appropriate CCIR656 timing reference codes into the output stream. It facilitates the high quality display of VGA or full screen video streams received via the Video input port to standard NTSC or PAL televisions.

The STPC Client core is compliant with the Advanced Power Management (APM) specification to provide a standard method by which the BIOS can control the power used by personal computers. The Power Management Unit module (PMU) controls the power consumption by providing a comprehensive set of features that control the power usage and supports compliance with the United States Environmental Protection Agency's Energy Star Computer Program. The PMU provides following hardware structures to assist the software in managing the power consumption by the system.

- System Activity Detection.
- 3 power-down timers detecting system inactivity:
 - Doze timer (short durations).
 - Stand-by timer (medium durations).
 - Suspend timer (long durations).
- House-keeping activity detection.
- House-keeping timer to cope with short bursts of house-keeping activity while dozing or in stand-

by state.

- Peripheral activity detection.
- Peripheral timer detecting peripheral inactivity
- SUSP# modulation to adjust the system performance in various power down states of the system including full power on state.
- Power control outputs to disable power from different planes of the board.

Lack of system activity for progressively longer period of times is detected by the three power down timers. These timers can generate SMI interrupts to CPU so that the SMM software can put the system in decreasing states of power consumption. Alternatively, system activity in a power down state can generate SMI interrupt to allow the software to bring the system back up to full power on state. The chip-set supports up to three power down states: Doze state, Stand-by state and Suspend mode. These correspond to decreasing levels of power savings.

Power down puts the STPC Client into suspend mode. The processor completes execution of the current instruction, any pending decoded instructions and associated bus cycles. During the suspend mode, internal clocks are stopped. removing power down, the processor resumes instruction fetching and begins execution in the instruction stream at the point it had stopped.

A reference design for the STPC Client is available including the schematics and layout files, the design is a PC ATX motherboard design. The design is available as a demonstration board for application and system development.

The STPC Client is supported by several BIOS vendors, including the super I/O device used in the reference design. Drivers for 2D accelerator, video features and EIDE are available on various operating systems.

The STPC Client has been designed using modern reusable modular design techniques, it is possible to add to or remove the standard features of the STPC Client or other variants of the 5ST86 family. Contact your local STMicroelectonics sales office for further information.

8/61




Figure 1-1. Functional description.




Figure 1-2. Pictorial Block Diagram Typical Application

47/.

2.PIN DESCRIPTION

2.1. INTRODUCTION

The STPC Client integrates most of the functionalities of the PC architecture. As a result, many of the traditional interconnections between the host PC microprocessor and the peripheral devices are totally assimilated to the STPC Client. This offers improved performance due to the tight coupling of the processor core and its peripherals. As a result many of the external pin connections are made directly to the on-chip peripheral functions.

Figure 2-1 shows the STPC Client's external interfaces. It defines the main busses and their function. Table 2-1 describes the physical implementation listing signals type and their functionality. Table 2-2 provides a full pin listing and description of the pins. Table 2-3 provides a full listing of pin locations of the STPC Client package by physical connection. Please refer to the pin allocation drawing for reference.

Table 2-1. Signal Description

Group name	Qty
Basic Clocks reset & Xtal (SYS)	14
Memory Interface (DRAM)	89
PCI interface (excluding VDD5)	54
ISA / IDE / IPC combined interface	83
Video Input (VIP)	9
TV Output (TV)	10
VGA Monitor interface (VGA)	10
Grounds	69
V_{DD}	26
Analog specific V _{CC} /V _{DD}	14
Reserved/Test/ Misc./ Speaker	10
Total Pin Count	388

Note: Several interface pins are multiplexed with other functions, refer to the Pin Description section for further details

Figure 2-1. STPC Client External Interfaces




Table 2-2. Definition of Signal Pins

Signal Name	Dir	Description	Qty
BASIC CLOCKS RESETS	& XTAL		
SYSRSTI#	I	System Reset / Power good	1
SYSRSTO#*	0	Reset Output to System	1
KTALI	1	14.3MHz External Oscillator Input	1
KTALO	I/O	14.3MHz External Oscillator Input	1
PCI_CLKI	1	33MHz PCI Input Clock	1
PCI_CLKO	0	33MHz PCI Output Clock (from internal PLL)	1
SA_CLK	0	ISA Clock Output - Multiplexer Select Line For IPC	1
SA_CLK2X	0	ISA Clock x 2 Output - Multiplexer Select Line For IPC	1
DSC14M*	0	ISA bus synchronisation clock	1
HCLK*	0	Host Clock (Test)	1
DEV_CLK	0	24MHz Peripheral Clock (floppy drive)	1
GCLK2X*	I/O	80MHz Graphics Clock	1
DCLK*	I/O	135MHz Dot Clock	1
DCLK _DIR*	I	Dot Clock Direction	1
V _{DD} _xxx_PLL		Power Supply for PLL Clocks	
MEMORY INTERFACE			
MA[11:0]	0	Memory Address	12
RAS#[3:0]	0	Row Address Strobe	4
CAS#[7:0]	0	Column Address Strobe	8
/WE#	0	Write Enable	1
MD[63:0]*	I/O	Memory Data	64
PCI INTERFACE			
AD[31:0]*	I/O	PCI Address / Data	32
CBE[3:0]*	I/O	Bus Commands / Byte Enables	4
RAME#*	I/O	Cycle Frame	1
TRDY#*	I/O	Target Ready	1
RDY#*	I/O	Initiator Ready	1
STOP#*	I/O	Stop Transaction	1
DEVSEL#*	I/O	Device Select	1
PAR*	I/O	Parity Signal Transactions	1
SERR#*	0	System Error	1
OCK#	ı	PCI Lock	1
PCI_REQ#[2:0]*	1	PCI Request	3
PCI_GNT#[2:0]*	0	PCI Grant	3
_ -		1	
PCI_INT[3:0]*	I	PCI Interrupt Request	4
	I	PCI Interrupt Request 5V Power Supply for PCI ESD protection	4
/DD5	I	5V Power Supply for PCI ESD protection	
DD5 SA AND IDE COMBINED	I I ADDRESS	5V Power Supply for PCI ESD protection /DATA	
/DD5 SA AND IDE COMBINED A[23:22]*/ SCS3#,SCS1#	ADDRESS	5V Power Supply for PCI ESD protection /DATA Unlatched Address (ISA) / Secondary Chip Select (IDE)	4
/DD5 SA AND IDE COMBINED A[23:22]*/ SCS3#,SCS1# A[21:20]*/ PCS3#,PCS1#	ADDRESS	5V Power Supply for PCI ESD protection //DATA Unlatched Address (ISA) / Secondary Chip Select (IDE) Unlatched Address (ISA) / Primary Chip Select (IDE)	2 2
/DD5 SA AND IDE COMBINED .A[23:22]*/ SCS3#,SCS1# .A[21:20]*/ PCS3#,PCS1# .A[19:17]*/ DA[2:0]	ADDRESS I/O I/O O	/DATA Unlatched Address (ISA) / Secondary Chip Select (IDE) Unlatched Address (ISA) / Address (IDE) Unlatched Address (ISA) / Address (IDE)	2 2 3
PCI_INT[3:0]* VDD5 SA AND IDE COMBINED _A[23:22]*/ SCS3#,SCS1# _A[21:20]*/ PCS3#,PCS1# _A[19:17]*/ DA[2:0] RMRTCCS#* / DD[15] KBCS#* / DD[14]	ADDRESS	5V Power Supply for PCI ESD protection //DATA Unlatched Address (ISA) / Secondary Chip Select (IDE) Unlatched Address (ISA) / Primary Chip Select (IDE)	2 2

47/.

Table 2-2. Definition of Signal Pins

Signal Name	Dir	Description	Qty
RTCRW#* / DD[13]	I/O	RTC Read/Write / Data Bus bit 13 (IDE)	1
RTCDS#* / DD[12]	I/O	RTC Data Strobe / Data Bus bit 12 (IDE)	1
SA[19:8]* / DD[11:0]	I/O	Latched Address (ISA) / Data Bus (IDE)	16
SA[7:0]	I/O	Latched Address (IDE)	4
SD[15:0]*	I/O	Data Bus (ISA)	16
	•	· ·	
ISA/IDE COMBINED CON	ITROL		
IOCHRDY* / DIORDY	I/O	I/O Channel Ready (ISA) - Busy/Ready (IDE)	1
ISA CONTROL			
ALE*	0	Address Latch Enable	1
BHE#*	I/O	System Bus High Enable	1
MEMR#*, MEMW#*	I/O	Memory Read and Memory Write	2
SMEMR#*, SMEMW#*	0	System Memory Read and Memory Write	2
IOR#*, IOW#*	I/O	I/O Read and Write	2
MASTER#*	I	Add On Card Owns Bus	1
MCS16#*, IOCS16#*	I	Memory/IO Chip Select16	2
REF#*	0	Refresh Cycle.	1
AEN*	0	Address Enable	1
IOCHCK#*	ı	I/O Channel Check.	1
ISAOE#*	0	Bidirectional OE Control	1
GPIOCS#*	I/O	General Purpose Chip Select	1
	•	•	
IDE CONTROL			
PIRQ*	I	Primary Interrupt Request	1
SIRQ*	1	Secondary Interrupt Request	1
PDRQ*	1	Primary DMA Request	1
SDRQ*	1	Secondary DMA Request	1
PDACK#*	0	Primary DMA Acknowledge	1
SDACK#*	0	Secondary DMA Acknowledge	1
PIOR#*	I/O	Primary I/O Read	1
PIOW#*	0	Primary I/O Write	1
SIOR#*	I/O	Secondary I/O Read	1
SIOW#*	0	Secondary I/O Write	1
IPC			
IRQ_MUX[3:0]*	I	Multiplexed Interrupt Request	4
DREQ_MUX[1:0]*	I	Multiplexed DMA Request	2
DACK_ENC[2:0]*	0	DMA Acknowledge	3
TC*	0	ISA Terminal Count	1
MONITOR INTERFACE			
RED, GREEN, BLUE	0	Red, Green, Blue	3
VSYNC*	0	Vertical Synchronization	1
HSYNC*	0	Horizontal Synchronization	1
VREF_DAC	I	DAC Voltage reference	1
RSET	I	Resistor Set	1
COMP	1	Compensation	1
SCL / DDC[1]*	I/O	I ² C Interface - Clock / Can be used for VGA DDC[1] signal	1
Note; * denotes theat the	ne pin is V	_{5T} (see Section 4.)	



PIN DESCRIPTION

Table 2-2. Definition of Signal Pins

Signal Name	Dir	Description	Qty
SDA / DDC[0]*	I/O	I ² C Interface - Data / Can be used for VGA DDC[0] signal	1
VIDEO INPUT			
VCLK*		Pixel Clock	1
VIN[7:0]*		YUV Video Data Input CCIR 601 or 656	8
DIGITAL TV OUTPUT			
TV_YUV[7:0]*	0	Digital Video Outputs	8
ODD_EVEN*	0	Frame Synchronisation	1
VCS*	0	Horizontal Line Synchronisation	1
MISCELLANEOUS			
ST[6:0]	I/O	Test/Misc. pins	7
CLKDEL[2:0]*	I/O	Reserved (Test/Misc pins)	3
Note; * denotes theat th	e pin is V ₅	T (see Section 4.)	•

2.2.SIGNAL DESCRIPTIONS

2.2.1. BASIC CLOCKS RESETS & XTAL

PWGD System Reset/Power good. This input is low when the reset switch is depressed. Otherwise, it reflects the power supply's power good signal. PWGD is asynchronous to all clocks, and acts as a negative active reset. The reset circuit initiates a hard reset on the rising edge of PWGD.

XTALI 14.3MHz Pull Down (10 $k\Omega$)

XTALO 14.3MHz External Oscillator Input These pins are the 14.318 MHz external oscillator input; This clock is used as the reference clock for the internal frequency synthesizer to generate the HCLK, CLK24M, GCLK2X and DCLK clocks.

Note: These pins are NOT 5V tolerant (see Table 4-2)

HCLK *Host Clock.* This is the host 1X clock. Its frequency can vary from 25 to 75 MHz. All host transactions and PCI transactions are synchronized to this clock. This clock drives the DRAM controller to execute the host transactions. In normal mode, this output clock is generated by the internal PLL.

GCLK2X 80MHz Graphics Clock. This is the Graphics 2X clock, which drives the graphics engine and the DRAM controller to execute the graphics and display cycles.

Normally GCLK2X is generated by the internal frequency synthesizer, and this pin is an output. By setting a bit in Strap Register 2, this pin can be made an input so that an external clock can replace the internal frequency synthesizer.

DCLK 135MHz Dot Clock. This is the dot clock, which drives graphics display cycles. Its frequency can go from 8MHz (using internal PLL) up to 135 MHz, and it is required to have a worst case duty cycle of 60-40.

DCLK_DIR *Dot Clock Direction.* Specifies if DCLK is an input (0) or an output (1).

DEV_CLK 24MHz Peripheral Clock Output. This 24MHZ signal is provided as a convenience for the system integration of a floppy disk driver function in an external chip.

2.2.2. MEMORY INTERFACE

MA[11:0] *Memory Address Output.* These 12 multiplexed memory address pins support external DRAM with up to 4K refresh. These include all

16M x N and some 4M x N DRAM modules. The address signals must be externally buffered to support more than 16 DRAM chips. The timing of these signals can be adjusted by software to match the timings of most DRAM modules.

MD[63:0] *Memory Data I/O.* This is the 64-bit memory data bus. If only half of a bank is populated, MD63-32 is pulled high, data is on MD31-0. MD[40-0] are read by the device strap option registers during rising edge of PWGD.

RAS#[3:0] Row Address Strobe Output. There are 4 active low row address strobe outputs, one for each bank of the memory. Each bank contains 4 or 8-Bytes of data. The memory controller allows half of a bank (4 Bytes) to be populated to enable memory upgrade at finer granularity.

The RAS# signals drive the SIMMs directly without any external buffering. These pins are always outputs, but they can also simultaneously be inputs, to allow the memory controller to monitor the value of the RAS# signals at the pins.

CAS#[7:0] Column Address Strobe Output. There are 8 active low column address strobe outputs, one for each Byte of the memory.

The CAS# signals drive the SIMMs either directly or through external buffers.

These pins are always outputs, but they can also simultaneously be inputs, to allow the memory controller to monitor the value of the CAS# signals at the pins.

MWE# Write Enable Output. Write enable specifies whether the memory access is a read (MWE# = H) or a write (MWE# = L). This single write enable controls all DRAMs. It can be externally buffered to boost the maximum number of loads (DRAM chips) supported.

The MWE# signals drive the SIMMs directly without any external buffering.

2.2.3. VIDEO INPUT

VCLK Pixel Clock Input.

VIN[7:0] YUV Video Data Input CCIR 601 or 656. Time multiplexed 4:2:2 luminance and chrominance data as defined in ITU-R Rec601-2 and Rec656 (except for TTL input levels). This bus interfaces with an MPEG video decoder output port and typically carries a stream of Cb, Y, Cr, Y digital video at VCLK frequency, clocked on the rising edge (by default) of VCLK. A 54-Mbit/s 'double' Cb, Y, Cr, Y input multiplex is supported for double encoding applications (rising and falling edge of CKREF are operating).

2.2.4. TV OUTPUT

TV_YUV[7:0] Digital video outputs.

ODD_EVEN Frame Synchronization.

VCS Horizontal Line Synchronization.

2.2.5. PCI INTERFACE

PCI_CLKI 33MHz PCI Input Clock This signal is the PCI bus clock input and should be driven from the PCI_CLKO pin.

PCI_CLKO 33MHz PCI Output Clock. This is the master PCI bus clock output.

AD[31:0] *PCI Address/Data.* This is the 32-bit PCI multiplexed address and data bus. This bus is driven by the master during the address phase and data phase of write transactions. It is driven by the target during data phase of read transactions. Signals AD[12:11] for internal use only. Not to be used for External PCI devices.

CBE#[3:0] Bus Commands/Byte Enables. These are the multiplexed command and Byte enable signals of the PCI bus. During the address phase they define the command and during the data phase they carry the Byte enable information. These pins are inputs when a PCI master other than the STPC Client owns the bus and outputs when the STPC Client owns the bus.

FRAME# Cycle Frame. This is the frame signal of the PCI bus. It is an input when a PCI master owns the bus and is an output when STPC Client owns the PCI bus.

TRDY# Target Ready. This is the target ready signal of the PCI bus. It is driven as an output when the STPC Client is the target of the current bus transaction. It is used as an input when STPC Client initiates a cycle on the PCI bus.

IRDY# *Initiator Ready.* This is the initiator ready signal of the PCI bus. It is used as an output when the STPC Client initiates a bus cycle on the PCI bus. It is used as an input during the PCI cycles targeted to the STPC Client to determine when the current PCI master is ready to complete the current transaction.

STOP# Stop Transaction. Stop is used to implement the disconnect, retry and abort protocol of the PCI bus. It is used as an input for the bus cycles initiated by the STPC Client and is used as an output when a PCI master cycle is targeted to the STPC Client.

DEVSEL# I/O Device Select. This signal is used as an input when the STPC Client initiates a bus cycle on the PCI bus to determine if a PCI slave device has decoded itself to be the target of the current transaction. It is asserted as an output either when the STPC Client is the target of the current PCI transaction or when no other device asserts DEVSEL# prior to the subtractive decode phase of the current PCI transaction.

PAR Parity Signal Transactions. This is the parity signal of the PCI bus. This signal is used to guarantee even parity across AD[31:0], CBE#[3:0], and PAR. This signal is driven by the master during the address phase and data phase of write transactions. It is driven by the target during data phase of read transactions. (Its assertion is identical to that of the AD bus delayed by one PCI clock cycle)

SERR# System Error. This is the system error signal of the PCI bus. It may, if enabled, be asserted for one PCI clock cycle if the target aborts an STPC Client initiated PCI transaction. Its assertion by either the STPC Client or by another PCI bus agent will trigger the assertion of NMI to the host CPU. This is an open drain output.

LOCK# *PCI Lock*. This is the lock signal of the PCI bus and is used to implement the exclusive bus operations when acting as a PCI target agent.

PCI_REQ#[2:0] *PCI Request.* These pins are the three external PCI master request pins. They indicate to the PCI arbiter that the external agents require use of the bus.

PCI_GNT#[2:0] *PCI Grant.* These pins indicate that the PCI bus has been granted master, requesting it on its PCI_REQ#.

2.2.6. ISA/IDE COMBINED ADDRESS/DATA

LA[23]/SCS3# Unlatched Address (ISA) / Secondary Chip Select (IDE). This pin has two functions, depending on whether the ISA bus is active or the IDE bus is active.

When the ISA bus is active, this pins is ISA Bus unlatched address bit 23 for 16-bit devices. When ISA bus is accessed by any cycle initiated from PCI bus, this pin is in output mode. When an ISA bus master owns the bus, this pins is in input mode.

When the IDE bus is active, this signals is used as the active high secondary slave IDE chip select signal. This signal is to be externally NANDed with the ISAOE# signal before driving the IDE devices to guarantee it is active only when ISA bus is idle.

477.

LA[22]/SCS1# Unlatched Address (ISA) / Secondary Chip Select (IDE) This pin has two functions, depending on whether the ISA bus is active or the IDE bus is active.

When the ISA bus is active, this pin is ISA bus unlatched address bit 22 for 16-bit devices. When ISA bus is accessed by any cycle initiated from PCI bus, this pin is in output mode. When an ISA bus master owns the bus, this pin is in input mode.

When the IDE bus is active, this signal is used as the active high secondary slave IDE chip select signal. This signal is to be externally ANDed with the ISAOE# signal before driving the IDE devices to guarantee it is active only when ISA bus is idle.

LA[21]/PCS3# *Unlatched Address (ISA) / Primary Chip Select (IDE).* This pin has two functions, depending on whether the ISA bus is active or the IDE bus is active.

When the ISA bus is active, this pin is ISA Bus unlatched address bit 21 for 16-bit devices. When ISA bus is accessed by any cycle initiated from PCI bus, this pin is in output mode. When an ISA bus master owns the bus, this pin is in input mode. When the IDE bus is active, this signas is used as the active high primary slave IDE chip select signal. This signal is to be externally NANDed with the ISAOE# signal before driving the IDE devices to guarantee it is active only when ISA bus is idle.

LA[20]/PCS1# *Unlatched Address (ISA) / Primary Chip Select (IDE).* This pin has two functions, depending on whether the ISA bus is active or the IDE bus is active.

When the ISA bus is active, this pin is ISA Bus unlatched address bit 20 for 16-bit devices. When the ISA bus is accessed by any cycle initiated from PCI bus, this pin is in output mode. When an ISA bus master owns the bus, this pin is in input mode.

When the IDE bus is active, this signals is used as the active high primary slave IDE chip select signal. This signal is to be externally NANDed with the ISAOE# signal before driving the IDE devices to guarantee it is active only when ISA bus is idle.

LA[19:17]/DA[2:0] *Unlatched Address (ISA) / Address (IDE).* These pins are multi-function pins. They are used as the ISA bus unlatched address bits [19:17] for ISA bus or the three address bits for the IDE bus devices.

When used by the ISA bus, these pins are ISA bus unlatched address bits 19-17 on 16-bit devices. When the ISA bus is accessed by any cycle initiated from the PCI bus, these pins are in output mode. When an ISA bus master owns the bus, these pins are tristated.

For IDE devices, these signals are used as the DA[2:0] and are connected directly or through a buffer to DA[2:0] of the IDE devices. If the toggling of signals are to be masked during ISA bus cycles, they can be externally ORed before being connected to the IDE devices.

SA[19:8]/DD[11:0] Unlatched Address (ISA) / Data Bus (IDE). These are multifunction pins. When the ISA bus is active, they are used as the ISA bus system address bits 19-8. When the IDE bus is active, they serve as IDE signals DD[11:0]. These pins are used as an input when an ISA bus master owns the bus and are outputs at all other times.

IDE devices are connected to SA[19:8] directly and the ISA bus is connected to these pins through two LS245 transceivers. The transceiver OEs are connected to ISAOE# and the DIR is connected to MASTER#. The transceiver bus signals are connected to the CPC and IDE DD busses and B bus signals are connected to ISA SA bus.

DD[15:12] *Databus (IDE)*. The high 4 bits of the IDE databus are combined with several of the X-bus lines. Refer to the following section for X-bus pins for further information.

SA[7:0] ISA Bus address bits [7:0]. These are the 8 low bits of the system address bus of ISA on 8-bit slot. These pins are used as an input when an ISA bus master owns the bus and are outputs at all other times.

SD[15:0] I/O Data Bus (ISA). These pins are the external databus to the ISA bus.

2.2.7. ISA/IDE COMBINED CONTROL

IOCHRDY/DIORDY Channel Ready (ISA) / Busy / Ready (IDE). This is a multi-function pin. When the ISA bus is active, this pin is IOCHRDY. When the IDE bus is active, this serves as IDE signal DIORDY.

IOCHRDY is the I/O channel ready signal of the ISA bus and is driven as an output in response to an ISA master cycle targeted to the host bus or an internal register of the STPC Client. The STPC Client monitors this signal as an input when performing an ISA cycle on behalf of the host CPU, DMA master or refresh.

ISA masters which do not monitor IOCHRDY are not guaranteed to work with the STPC Client since the access to the system memory can be considerably delayed due to CRT refresh or a write back cycle.

477.

2.2.8. ISA CONTROL

SYSRSTO# Reset Output to System. This is the system reset signal and is used to reset the rest of the components (not on Host Bus) in the system. The ISA bus reset is an externally inverted buffered version of this output and the PCI bus reset is an externally buffered version of this output.

ISA_CLK ISA Clock Output (also Multiplexer Select Line For IPC). This pin produces the Clock signal for the ISA bus. It is also used with ISA_CLK2X as the multiplexor control lines for the Interrupt Controller Interrupt input lines. This is a divided down version of either the PCICLK or OSC14M.

ISA_CLKX2 ISA Clock Output (also Multiplexer Select Line For IPC). This pin produces a signal at twice the frequency of the Clock signal for the ISA bus. It is also used with ISA_CLK as the multiplexor control lines for the Interrupt Controller Interrupt input lines.

OSC14M ISA Bus Synchronization Clock Output. This is the buffered 14.318 Mhz clock to the ISA bus.

ALE Address Latch Enable. This is the address latch enable output of the ISA bus and is asserted by the STPC Client to indicate that LA23-17, SA19-0, AEN and SBHE# signals are valid. The ALE is driven high during refresh, DMA master or ISA master cycles by the STPC Client. ALE is driven low after reset.

BHE# System Bus High Enable. This signal, when asserted, indicates that a data Byte is being transferred on SD15-8 lines. It is used as an input when an ISA master owns the bus and is an output at all other times.

MEMR# *Memory Read.* This is the memory read command signal of the ISA bus. It is used as an input when an ISA master owns the bus and is an output at all other times.

The MEMR# signal is active during refresh.

MEMW# *Memory Write.* This is the memory write command signal of the ISA bus. It is used as an input when an ISA master owns the bus and is an output at all other times.

SMEMR# System Memory Read. The STPC Client generates SMEMR# signal of the ISA bus only when the address is below 1MByte or the cycle is a refresh cycle.

SMEMW# System Memory Write. The STPC Client generates SMEMW# signal of the ISA bus only when the address is below 1MByte.

IOR# I/O Read. This is the I/O read command signal of the ISA bus. It is an input when an ISA master owns the bus and is an output at all other times

IOW# *I/O Write.* This is the I/O write command signal of the ISA bus. It is an input when an ISA master owns the bus and is an output at all other times.

MASTER# Add On Card Owns Bus. This signal is active when an ISA device has been granted bus ownership.

MCS16# *Memory Chip Select 16.* This is the decode of LA23-17 address pins of the ISA address bus without any qualification of the command signal lines. MCS16# is always an input. The STPC Client ignores this signal during I/O and refresh cycles.

IOCS16# *I/O Chip Select 16.* This signal is the decode of SA15-0 address pins of the ISA address bus without any qualification of the command signals. The STPC Client does not drive IOCS16# (similar to PC-AT design). An ISA master access to an internal register of the STPC Client is executed as an extended 8-bit I/O cycle.

REF# Refresh Cycle. This is the refresh command signal of the ISA bus. It is driven as an output when the STPC Client performs a refresh cycle on the ISA bus. It is used as an input when an ISA master owns the bus and is used to trigger a refresh cycle.

The STPC Client performs a pseudo hidden refresh. It requests the host bus for two host clocks to drive the refresh address and capture it in external buffers. The host bus is then relinquished while the refresh cycle continues on the ISA bus.

AEN Address Enable. Address Enable is enabled when the DMA controller is the bus owner to indicate that a DMA transfer will occur. The enabling of the signal indicates to I/O devices to ignore the IOR#/IOW# signal during DMA transfers.

IOCHCK# I/O Channel Check. I/O Channel Check is enabled by any ISA device to signal an error condition that can not be corrected. NMI signal becomes active upon seeing IOCHCK# active if the corresponding bit in Port B is enabled.

47/.

ISAOE# Bidirectional OE Control. This signal controls the \overline{OE} signal of the external transceiver that connects the IDE DD bus and ISA SA bus.

GPIOCS# *I/O General Purpose Chip Select* 1. This output signal is used by the external latch on ISA bus to latch the data on the SD[7:0] bus. The latch can be used by the PMU unit to control the external peripheral devices to power down or any other desired function.

This pin is also serves as a strap input during reset.

2.2.9. IDE CONTROL

PIRQ *Primary Interrupt Request.* Interrupt request from primary IDE channel.

SIRQ Secondary Interrupt Request. Interrupt request from secondary IDE channel.

PDRQ *Primary DMA Request.* DMA request from primary IDE channel.

SDRQ Secondary DMA Request. DMA request from secondary IDE channel.

PDACK# Primary DMA Acknowledge. DMA acknowledge to primary IDE channel.

SDACK# Secondary DMA Acknowledge. DMA acknowledge to secondary IDE channel.

PIOR# *Primary I/O Read.* Primary channel read. Active low output.

PIOW# *Primary I/O Write.* Primary channel write. Active low output.

SIOR# Secondary I/O Read. Secondary channel read. Active low output.

SIOW# Secondary I/O Write. Secondary channel write. Active low output.

2.2.10. X-BUS INTERFACE PINS / IDE DATA

RMRTCCS#/DD[15] ROM/Real Time Clock Chip Select. This pin is a multi-function pin. When ISAOE# is active, this signal is used as RM-RTCCS#. This signal is asserted if a ROM access is decoded during a memory cycle. It should be combined with MEMR# or MEMW# signals to properly access the ROM. During an I/O cycle, this signal is asserted if access to the Real Time Clock (RTC) is decoded. It should be combined with IOR#+ or IOW# signals to properly access the real time clock.

When ISAOE# is inactive, this signal is used as

IDE DD[15] signal.

This signal must be ORed externally with ISAOE# and is then connected to ROM and RTC. An LS244 or equivalent function can be used if OE# is connected to ISAOE# and the output is provided with a weak pull-up resistor.

KBCS# / DD[14] Keyboard Chip Select. This pin is a multi-function pin. When ISAOE# is active, this signal is used as KBCS#. This signal is asserted if a keyboard access is decoded during a I/O cycle.

When ISAOE# is inactive, this signal is used as IDE DD[14] signal.

This signal must be ORed externally with ISAOE# and is then connected to the keyboard. An LS244 or equivalent function can be used if OE# is connected to ISAOE# and the output is provided with a weak pull-up resistor.

RTCRW# / DD[13] Real Time Clock $R\overline{W}$. This pin is a multi-function pin. When ISAOE# is active, this signal is used as RTCRW#. This signal is asserted for any I/O write to port 71H.

When ISAOÉ# is inactive, this signal is used as IDE DD[13] signal.

This signal must be ORed externally with ISAOE# and then connected to the RTC. An LS244 or equivalent function can be used if OE# is connected to ISAOE# and the output is provided with a weak pull-up resistor.

RTCDS#/DD[12] Real Time Clock DS. This pin is a multi-function pin. When ISAOE# is active, this signal is used as RTCDS. This signal is asserted for any I/O read to port 71H.

When ISAOE# is inactive, this signal is used as IDE DD[12] signal.

This signal must be ORed externally with ISAOE# and is then connected to RTC. An LS244 or equivalent function can be used if OE# is connected to ISAOE# and the output is provided with a weak pull-up resistor.

2.2.11. IPC

IRQ_MUX[3:0] Multiplexed Interrupt Request. These are the ISA bus interrupt signals. They are to be encoded before connection to the STPC Client using ISACLK and ISACLKX2 as the input selection strobes.

Note that IRQ8B, which by convention is connected to the RTC, is inverted before being sent to the interrupt controller, so that it may be connected directly to the IRQ pin of the RTC.

PCI_INT[3:0] *PCI Interrupt Request.* These are the PCI bus interrupt signals. They are to be encoded before connection to the STPC Client using

477.

ISACLK and ISACLKX2 as the input selection strobes.

DREQ_MUX[1:0] ISA Bus Multiplexed DMA Request. These are the ISA bus DMA request signals. They are to be encoded before connection to the STPC Client using ISACLK and ISACLKX2 as the input selection strobes.

DACK_ENC[2:0] DMA Acknowledge. These are the ISA bus DMA acknowledge signals. They are encoded by the STPC Client before output and should be decoded externally using ISACLK and ISACLKX2 as the control strobes.

TC ISA Terminal Count. This is the terminal count output of the DMA controller and is connected to the TC line of the ISA bus. It is asserted during the last DMA transfer, when the Byte count expires.

2.2.12. MONITOR INTERFACE

RED, GREEN, BLUE RGB Video Outputs. These are the 3 analog color outputs from the RAM-DACs. These signals are sensitive to interference, therefore they need to be properly shielded.

VSYNC Vertical Synchronization Pulse. This is the vertical synchronization signal from the VGA controller.

HSYNC Horizontal Synchronization Pulse. This is the horizontal synchronization signal from the VGA controller.

VREF DAC DAC Voltage reference. An external voltage reference is connected to this pin to bias the DAC.

RSET Resistor Current Set. This reference current input to the RAMDAC is used to set the fullscale output of the RAMDAC.

COMP Compensation. This is the RAMDAC compensation pin. Normally, an external capacitor (typically 10nF) is connected between this pin and V_{DD} to damp oscillations.

DDC[1:0] Direct Data Channel Serial Link. These bidirectional pins are connected to CRTC register 3Fh to implement DDC capabilities. They conform to I²C electrical specifications, they have opencollector output drivers which are internally connected to V_{DD} through pull-up resistors.

They can instead be used for accessing I²C devices on board. DDC1 and DDC0 correspond to SCL and SDA respectively.

2.2.13. MISCELLANEOUS

ST[6], Reserved.

ST[5] This is used for speaker output.

ST[4] Reserved.

ST[3:0] The pins are for testing the STPC. The default settings on these pins should be 1111 for the STPC to function correctly. By setting the ST[3:0] to 0111, the STPC is tristated.

CLKDEL[2:0] Reserved. The pins are reserved for Test and Miscellaneous functions)

Table 2-3. Pinout.

Pin #	Pin name
AF3	PWGD
AF15	XTALI
AE16	XTALO
G23	HCLK
F25	DEV_CLK
AC5	GCLK2X
AD5	DCLK
AF5	DCLK_DIR
AD15	MA[0]
AF16	MA[1]
AC15	MA[2]
AE17	MA[3]
AD16	MA[4]
AF17	MA[5]
AC17	MA[6]
AE18	MA[7]
AD17	MA[8]
AF18	MA[9]
AE19	MA[10]
AF19	MA[11]
AD18	RAS#[0]
AE20	RAS#[1]
AC19	RAS#[2]
AF20	RAS#[3]
AE21	CAS#[0]
AC20	CAS#[0]
AF21	CAS#[2]
AD20	CAS#[3]
AE22	CAS#[3]
AF22	CAS#[4]
AD21	CAS#[5]
AE23	CAS#[6]
AC22	
	MWE#
AF23	MD[0]
AE24	MD[1]
AF24	MD[2]
AD25	MD[3]
AC25	MD[4]
AC26	MD[5]
AB24	MD[6]
AA25	MD[7]
AA24	MD[8]
Y25	MD[9]
Y24	MD[10]
V23	MD[11]
W24	MD[12]
V26	MD[13]
V24	MD[14]

Pin #	Pin name
U23	MD[15]
U24	MD[16]
R26	MD[17]
P25	MD[18]
P26	MD[19]
N25	MD[20]
N26	MD[21]
M25	MD[22]
M26	MD[23]
M24	MD[24]
M23	MD[25]
L24	MD[26]
J25	MD[27]
J26	MD[28]
H26	MD[29]
G25	MD[30]
G26	MD[31]
AD22	MD[32]
AD23	MD[33]
AE26	MD[34]
AD26	MD[35]
AC24	MD[36]
AB25	MD[37]
AB26	MD[38]
Y23	MD[39]
AA26	MD[40]
Y26	MD[41]
W25	MD[42]
W26	MD[43]
V25	MD[44]
U25	MD[45]
U26	MD[46]
T25	MD[47]
R25	MD[48]
T24	MD[49]
R23	MD[50]
R24	MD[51]
N23	MD[52]
P24	MD[53]
N24	MD[54]
L25	MD[55]
L26	MD[56]
K25	MD[57]
K26	MD[58]
K24	MD[59]
H25	MD[60]
J24	MD[61]
H23	MD[62]
H24	MD[63]
	1

Pin#	Pin name
F24	PCI_CLKI
D25	PCI_CLKO
A20	AD[0]
C20	AD[1]
B19	AD[2]
A19	AD[3]
C19	AD[4]
B18	AD[5]
A18	AD[6]
B17	AD[7]
C18	AD[8]
A17	AD[9]
D17	AD[10]
B16	AD[11]
C17	AD[12]
B15	AD[13]
A15	AD[14]
C16	AD[15]
D15	AD[16]
A14	AD[17]
C15	AD[18]
B13	AD[19]
D13	AD[20]
A13	AD[21]
C14	AD[22]
C13	AD[23]
A12	AD[24]
B11	AD[25]
C12	AD[26]
A11	AD[27]
D12	AD[28]
B10	AD[29]
C11	AD[30]
A10	AD[31]
D10	CBE[0]
C10	CBE[1]
A9	CBE[2]
B8	CBE[3]
A8	FRAME#
B7	TRDY#
D8	IRDY#
A7	STOP#
C8	DEVSEL#
B6	PAR
D7	SERR#
A6	LOCK#
C21	PCI_REQ#[0]
A21	PCI_REQ#[1]
B20	PCI_REQ#[2]



Pin #	Pin name
C22	PCI_GNT#[0]
B21	PCI_GNT#[1]
D20	PCI_GNT#[2]
D24	PCI_INT[0]
C26	PCI_INT[1]
A25	PCI_INT[2]
B24	PCI_INT[3]
F2	LA[17]/DA[0]
G4	LA[18]/DA[1]
F3	LA[19]/DA[2]
F1	LA[20]/PCS1#
G2	LA[21]/PCS3#
G3	LA[22]/SCS1#
H2	LA[23]/SCS3#
J4	SA[0]
H1	SA[1]
H3	SA[2]
J2	SA[3]
J1	SA[4]
K2	SA[5]
J3	SA[6]
K1	SA[7]
K4	SA[8]/DD[0]
L2	SA[9]/DD[1]
K3	SA[10]/DD[2]
L1	SA[11]/DD[3]
M2	SA[12] / DD[4]
M1	SA[13] / DD[5]
L3	SA[14] / DD[6]
N2	SA[15] / DD[7]
M4	SA[16] / DD[8]
N1	SA[17] / DD[9]
M3	SA[18] / DD[10]
P4	SA[19] / DD[11]
P3	RTCDS / DD[12]
R2	RTCRW# / DD[13]
N3	KBCS# / DD[14]
P1	RMRTCCS# / DD[15]
R1	SD[0]
T2	SD[1]
R3	SD[2]
T1	SD[3]
R4	SD[4]
U2	SD[5]
T3	SD[6]
U1	SD[7]
U4	SD[8]
V2	SD[9]

Pin #	Pin name
U3	SD[10]
V1	SD[11]
W2	SD[12]
W1	SD[13]
V3	SD[14]
Y2	SD[15]
AE4	SYSRSTO#
AD4	ISA_CLK
AE5	ISA_CLK2X
C6	OSC14M
W3	ALE
AA2	BHE#
Y4	MEMR#
AA1	MEMW#
Y3	SMEMR#
AB2	SMEMW#
AA3	IOR#
AC2	IOW#
AB4	MASTER#
AC1	MCS16#
AB3	IOCS16#
AD2	REF#
AC3	AEN
AD1	IOCHCK#
AF2	ISAOE#
AE3	GPIOCS#
Y1	IOCHRDY
B1	PIRQ
C2	SIRQ
C1	PDRQ
D2	SDRQ
D3	PDACK#
D1	SDACK#
E2	PIOR#
E4	PIOW#
E3	SIOR#
E1	SIOW#
F22	IDO MILIVIOI
E23 D26	IRQ_MUX[0]
E24	IRQ_MUX[1]
C25	IRQ_MUX[2] IRQ_MUX[3]
A24	DREQ_MUX[0]
B23	DREQ_MUX[1]
C23	DACK_ENC[0]
A23	DACK_ENC[1]
B22	DACK_ENC[2]
D22	TC
522	<u> </u>

Pin#	Pin name			
AE6	RED			
AD6	GREEN			
AF6	BLUE			
AE9	VSYNC			
AF9	HSYNC			
AD7	VREF_DAC			
AE8	RSET			
AC9	COMP			
AF8	DDC[1] / SCL			
AD8	DDC[0] / SDA			
AD14	VCLK			
AE13	VIN[0]			
AC12	VIN[1]			
AD12	VIN[2]			
AE14	VIN[3]			
AC14	VIN[4]			
AF14	VIN[5]			
AD13	VIN[6]			
AE15	VIN[7]			
AF10	VTV_YUV[0]			
AC10	VTV_YUV[1]			
AE11	VTV_YUV[2]			
AD10	VTV_YUV[2] VTV_YUV[3]			
AF11	VTV_YUV[4]			
AE12	VTV_YUV[5]			
AF12	VTV_YUV[6]			
AD11	VTV_YUV[7]			
AE10	VCS			
AD9	ODD_EVEN			
B4	ST[0]			
D5	ST[1]			
A4	ST[2]			
C5	ST[3]			
B3	ST[4]			
C4	ST[5]			
A3	ST[6]			
C7	CLKDEL[0]			
B5	CLKDEL[1]			
A5	CLKDEL[2]			
AC7	VDD_DAC1			
AF4	VDD_DAC2			
W4	VDD_GCLK_PLL			
AB1	VDD_DCLK_PLL			
F26	VDD_HCLK_PLL			
G24	VDD_DEVCLK_PLL			

22/61 Issue 2.2 - October 13, 2000

Pin#	Pin name
A16	VDD5
B12	VDD5
B9	VDD5
D18	VDD5
ļ	
A22	VDD
B14	VDD
C9	VDD
D6	VDD
D11	VDD
D16	VDD
D21	VDD
F4	VDD
F23	VDD
G1	VDD
K23	VDD
L4	VDD
L23	VDD
P2	VDD
T4	VDD
T23	VDD
T26	VDD
AA4	VDD
AA23	VDD
AB23	VDD
AC6	VDD
AC11	VDD
AC16	VDD
AC10	VDD
	VDD
AD19 AF13	VDD
AFIS	עטט
A E-7	V00 DA04
AE7	VSS_DAC1
AF7	VSS_DAC2
E25	VSS_DLL
E26	VSS_DLL
A1:2	VSS
A26	VSS
B2	VSS
B25:26	VSS
C3	VSS
C24	VSS
D4	VSS
D9	VSS
D14	VSS
D19	VSS
D23	VSS
H4	VSS
J23	VSS
L11:16	VSS
	1

Pin#	Pin name
M11:16	VSS
N4	VSS
N11:16	VSS
P11:16	VSS
P23	VSS
R11:16	VSS
T11:16	VSS
V4	VSS
W23	VSS
AC4	VSS
AC8	VSS
AC13	VSS
AC18	VSS
AC23	VSS
AD3	VSS
AD24	VSS
AE1:2	VSS
AE25	VSS
AF1	VSS
AF25	VSS
AF26	VSS



47/.

2.3 UPDATE HISTORY FOR PIN DESCRIPTION CHAPTER

The following changes have been made to the Pin Description Chapter on 11/02/2000

Section	Change	Text
2.2.5.	Added	"Signals AD[12:11] for internal use only. Not to be used for External PCI devices."

The following changes have been made to the Pin Description Chapter on 08/02/2000

Section	Change	Text
2.2.3.	Replaced	Signals VIDEO_D[7:0] with VIN, VTV_BT# with ODD_EVEN, VTV_SYNCH with VCS.

The following changes have been made to the Pin Description Chapter on 13/01/2000

Section	Change	Text
2.2.	Added	"to a minimum of 8MHz"

DCLK *Dot Clock / Pixel clock.* This clock supplies the display controller, the video pipeline, the ramdac, and the TV output logic. Its value is dependent on the selected display mode. Its frequency can be as high as 135 MHz. This signal is either driven by the internal PLL to a minimum of 8MHz or by an external oscillator. The direction can be controlled by a strap option or an internal register bit.

The following changes have been made to the Pin Description Chapter on 28/09/99

Section	Change	Text	
Table 2-1.	Changed	Updated signal pin counts and added abbreviations to table.	
Figure 2-1.	Changed	Jpdated External interface pin count	
Table 2-2.	Replaced	WGD" with "SYSRSTI#"	
2.2.1.	Moved	PCI_CLKI and PCI_CLKO moved from 2.2.1. to 2.2.5.	
2.2.1.	Moved	ISA_CLK and ISA_CLKX2 moved from 2.2.1. to 2.2.8.	
2.2.3.	Replaced	/ideo Interface" with "Video Input"	

The following changes have been made to the Pin Description Chapter on 23/09/99

The following changes have been made to the Pin Description Chapter on 11/08/99

47/

Issue 2.2 - October 13, 2000

25/61

UPDATE HISTORY FOR PIN DESCRIPTION CHAPTER

Section	Change	Text
		"Note;
2.2.13.	Added	By setting signals ST[3:0] to the following value allows the STPC to be put Tristate. This means the STPC is switched off and no signals are being driven."

Removed statement; "The direction can be controlled by a strap option or an internal register bit."

The following changes have been made to the Pin Description Chapter from Revision 1.0 to Release 1.2.

Section	Change	Text
2.1.	Replaced	"internal" With "assimilated "
2.24		"The DRAM controller to execute the host transactions is also driven by this clock"
2.2.1.	Replaced	With
		"This clock drives the DRAM controller to execute the host transactions"
		"AD[31:0] PCI Address/Data. This is the 32-bit multiplexed address and data bus of the PCI. This bus is driven by the master during the address phase and data phase of write transactions. It is driven by the target during data phase of read transactions."
2.2.1.	Replaced	With
		"AD[31:0] PCI Address/Data. This is the 32-bit PCI multiplexed address and data bus. This bus is driven by the master during the address phase and data phase of write transactions. It is driven by the target during data phase of read transactions."
		"IDE devices are connected to SA[19:8] directly and ISA bus is connected to these pins through two LS245 transceivers. The OE of the transceivers are connected to ISAOE# and the DIR is connected to MASTER#. The A bus signals of the transceivers are connected to CPC and IDE DD bus and the B bus signals are connected to ISA SA bus."
2.2.6.	Replaced	With
		"IDE devices are connected to SA[19:8] directly and the ISA bus is connected to these pins through two LS245 transceivers. The transceiver OEs are connected to ISAOE# and the DIR is connected to MASTER#. The transceiver bus signals are connected to the CPC and IDE DD busses and B bus signals are connected to ISA SA bus."
		"For IDE devices, these signals are used as the DA[2:0] and are connected to DA[2:0] of IDE devices directly or through a buffer. If the toggling of signals is to be masked during ISA bus cycles, they can be externally ORed before being connected to the IDE devices."
2.2.6.	Replaced	With
		"For IDE devices, these signals are used as the DA[2:0] and are connected directly or through a buffer to DA[2:0] of the IDE devices. If the toggling of signals are to be masked during ISA bus cycles, they can be externally ORed before being connected to the IDE devices."

UPDATE HISTORY FOR PIN DESCRIPTION CHAPTER

Section	Change	Text
		"IOCS16# IO Chip Select16. This signal is the decode of the ISA bus SA15-0 address pins of without any qualification of the command signals. The STPC Client does not drive IOCS16# (similar to PC-AT design). An ISA master access to an internal register of the STPC Client is executed as an extended 8-bit IO cycle."
2.2.8.	Replaced	With
		"IOCS16# IO Chip Select16. This signal is the decode of SA15-0 address pins of the ISA address bus without any qualification of the command signals. The STPC Client does not drive IOCS16# (similar to PC-AT design). An ISA master access to an internal register of the STPC Client is executed as an extended 8-bit IO cycle."
2.2.12. Added		"They can instead be used for accessing I ² C devices on board. DDC1 and DDC0 correspond to SCL and SDA respectively."
2.2.12.	Replaced	Updated table 3

\7/.

3. STRAP OPTION

This chapter defines the STPC Client Strap Options and their location

Memory Data	Refer to	Designation	Location	Actual Settings	Set to '0'	Set to '1'
Lines				Counge		
MD0	-	Reserved	-	-	-	-
MD1	-	Reserved	-	-	-	-
MD2	DRAM Bank 1	Speed	Index 4A, bit 2	User defined	70 ns	60 ns
MD3		Speed	Index 4A, bit 3	Pull up	-	-
MD4		Туре	Index 4A, bit 4	User defined	EDO	FPM
MD5	DRAM Bank 0	Speed	Index 4A, bit 5	User defined	70 ns	60 ns
MD6		Speed	Index 4A, bit 6	Pull up		
MD7		Туре	Index 4A, bit 7	User defined	EDO	FPM
MD8	-	Reserved	-	-	-	-
MD9	-	Reserved	Index 4B, bit 1	-	-	-
MD10	DRAM Bank 3	Speed	Index 4B, bit 2	User defined	70 ns	60 ns
MD11		Speed	Index 4B, bit 3	Pull up	-	-
MD12		Туре	Index 4B, bit 4	User defined	EDO	FPM
MD13	DRAM Bank 2	Speed	Index 4B, bit 5	User defined	70 ns	60 ns
MD14		Speed	Index 4B, bit 6	Pull up		
MD15		Туре	Index 4B, bit 7	User defined	EDO	FPM
MD16	-	Reserved	Index 4C, bit 0	Pull up	-	-
MD17	PCI Clock	PCI_CLKO Divisor	Index 4C, bit 1	User defined	HCLK /2	HCLK /3
MD18	-	Reserved	-	-	-	-
MD19	-	Reserved	Index 4C, bit 3	Pull up	-	-
MD20	-	Reserved	Index 4C, bit 4	Pull up	-	-
MD21	-	Reserved	Index 5F, bit 0	Pull up	-	-
MD22	-	Reserved	Index 5F, bit 1	Pull up	-	-
MD23	-	Reserved	Index 5F, bit 2	Pull up	-	-
MD24	HCLK	HCLK PLL Speed	Index 5F, bit 3	User defined	000	Reserved
MD25			Index 5F, bit 4	User defined	001	Reserved
MD26			Index 5F, bit 5	User defined	010	Reserved
				User defined	011	25 MHz
				User defined	100	50 MHz
				User defined	101	60 MHz
				User defined	110	66 MHz
				User defined	111	75 MHz
MD27	-	Reserved	-	Pull up	-	-
MD28	-	Reserved	-	Pull up	-	-
MD29	-	Reserved	-	Pull up	-	-
MD30	-	Reserved	-	Pull up	-	-
MD31	-	Reserved	-	Pull down	-	-
MD32	-	Reserved	-	Note 2	-	-
MD33	-	Reserved	-	Pull up	-	-
MD34	-	Reserved	-	Pull down	-	-
MD35	-	Reserved	-	Note 2	-	-
MD36	-	Reserved	-	-	-	-
MD37	-	Reserved	-	-	-	-



STRAP OPTION

Memory Data Lines	Refer to	Designation	Location	Actual Settings	Set to '0'	Set to '1'
MD38	-	Reserved	-	-	-	-
MD39	-	Reserved	-	-	-	-
MD40	-	Reserved	-	-	-	-
MD41	-	Reserved	-	-	-	-
MD42	-	Reserved	-	-	-	-
MD43	-	Reserved	-	-	-	-

Note 1; Setting of Strap Options MD [15:2] have no effect on the DRAM Controller but are purely meant for software issues. i.e. Readable in a register.

Note 2; The settings for these Straps is show in the table below:

	Devices Settings		
Strap Option	MDBT*70xxxx ¹ (Old)	MDBT*710Axx (New)	
MD [32]	Pull Up (1)	Pull Down (0)	
MD[35]	Pull Up (1)	Pull Down (0)	

Note 1; All devices with the exception of the technical codes; MDBT*S710A

The Devices are identified using the techical code which is the first line laser marked under the ST logo.

For further details refer to Application Note 1297

3.1 Power on strap registers description

3.1.1 Strap register 0 Index 4Ah (Strap0)

Bits 7-0; This register reflect the status of pins MD[7:0] respectively. They are expected to be connected on the system board to the SIMM configuration pins as follows:

Bit Sampled	Description	
Bit 7	SIMM 0 DRAM type	
Bits 6-5	SIMM 0 speed	
Bit 4	SIMM 1 DRAM type:	
Bits 3-2	SIMM 1 speed	
Bit 1	Reserved	
Bit 0	Reserved	

Note that the SIMM speed and type information read here is meant only for the software and is not used by the hardware. The software must program the Host and graphics dram controller configuration registers appropriately based on these bits.

This register defaults to the values sampled on MD[7:0] pins after reset.

3.1.2 Strap register 1 Index 4Bh (Strap1)

Bits 7-0; This register reflect the status of pins MD[15:8] respectively. They are expected to be connected on the system board to the SIMM configuration pins as follows:

Bit Sampled	Description	
Bit 7	SIMM 2 DRAM type	
Bits 6-5	SIMM 2 speed	
Bit 4	SIMM 3 dram type	
Bits 3-2	SIMM 3 speed	
Bit 1	Reserved	
Bit 0	Reserved	

Note that the SIMM speed and type information read here is meant only for the software and is not used by the hardware. The software must program the Host and graphics dram controller configuration registers appropriately based on these bits.

This register defaults to the values sampled on MD[15:8] pins after reset.

3.1.3 Strap register 2 Index 4Ch (Strap2)

Bits 4-0; This register reflect the status of pins MD[20:16] respectively. They are use by the chip as follows:

Bit 4-2; Reserved.

Bit 1; This bit reflects the **value sampled on MD[17] pin** and controls the PCI clock output as follows:

0: PCI clock output = HCLK / 2

1: PCI clock output = HCLK / 3.

Bit 0; Reserved.

This register defaults to the values sampled on MD[20:16] pins after reset.

3.1.4 HCLK PLL Strap register Index 5Fh (HCLK_Strap)

Bits 5-0 of this register reflect the status of the MD[26:21] & are used as follows:

Bit 5-3 These pins reflect the **value sampled on MD[26:24] pins** respectively and control the Host clock frequency synthesizer

Bit 2- 0 Reserved

This register defaults to the values sampled on above pins after reset.

These pin must not be pulled low for normal system operation.

4. ELECTRICAL SPECIFICATIONS

4.1 INTRODUCTION

The electrical specifications in this chapter are valid for the STPC Client.

4.2 ELECTRICAL CONNECTIONS

4.2.1 POWER/GROUND CONNECTIONS/ **DECOUPLING**

Due to the high frequency of operation of the STPC Client, it is necessary to install and test this device using standard high frequency techniques. The high clock frequencies used in the STPC Client and its output buffer circuits can cause transient power surges when several output buffers switch output levels simultaneously. These effects can be minimized by filtering the DC power leads with low-inductance decoupling capacitors, using low impedance wiring, and by utilizing all of the VSS and VDD pins.

4.2.2 UNUSED INPUT PINS

All inputs not used by the designer and not listed in the table of pin connections in Chapter 3 should be connected either to VDD or to VSS. Connect active-high inputs to VDD through a 20 k Ω (±10%) pull-down resistor and active-low inputs to VSS and connect active-low inputs to VCC through a 20 k Ω (±10%) pull-up resistor to prevent spurious operation.

4.2.3 RESERVED DESIGNATED PINS

Pins designated reserved should be left disconnected. Connecting a reserved pin to a pull-up resistor, pull-down resistor, or an active signal could cause unexpected results and possible circuit malfunctions.

4.3 ABSOLUTE MAXIMUM RATINGS

The following table lists the absolute maximum ratings for the STPC Client device. Stresses beyond those listed under Table 4-1 limits may cause permanent damage to the device. These are stress ratings only and do not imply that operation under any conditions other than those specified in section "Operating Conditions".

Exposure to conditions beyond Table 4-1 may (1) reduce device reliability and (2) result in premature failure even when there is no immediately apparent sign of failure. Prolonged exposure to conditions at or near the absolute maximum ratings (Table 4-1) may also result in reduced useful life and reliability.

Table 4-1. Absolute Maximum Ratings

Symbol	Parameter	Minimum	Maximum	Units
V_{DDx}	DC Supply Voltage	-0.3	4.0	V
V_I, V_O	Digital Input and Output Voltage	-0.3	VDD + 0.3	V
V _{5T}	5Volt Tolerance	2.5	5.5	V
V _{ESD}	ESD Capacity (Human body mode)	1500	V	
T _{CASE}	Operating Case Temperature (Note 1)	-40	+115	°C
P _{TOT}	Total Power Dissipation	-	4.8	W

Note 1: -40°C limit of T_{CASE} (extended temperature range) is given a s a preliminary specification and so as all the -40°C related data.

4.4 DC CHARACTERISTICS

Table 4-2. DC Characteristics

Recommended Operating conditions : VDD = $3.3V \pm 0.3V$, Tcase = 0 to $100^{\circ}C$ (Commercial Range) or -40 to $100^{\circ}C$ (Industrial Range) unless otherwise specified

Symbol	Parameter	Test conditions	Min	Тур	Max	Unit
V_{DD}	Operating Voltage		3.0	3.3	3.6	V
V_{DD5}	5V operating voltage	Note 3	4.5	5	5.5	V
P_{DD}	Supply Power (Note 3)	$V_{DD} = 3.3V$, $H_{CLK} = 66Mhz$		3.5		W
H _{CLK}	Internal Clock	(Note 1)			75	MHz
V_{DAC}	DAC Voltage Reference		1.215	1.235	1.255	V
V_{OL}	Output Low Voltage	I _{Load} =1.5 to 8mA depending of the pin			0.5	V
V _{OH}	Output High Voltage	I _{Load} =-0.5 to -8mA depending of the pin	2.4			V
V _{IL}	Input Low Voltage	Except XTALI	-0.3		0.8	V
		XTALI	-0.3		0.9	V
V _{IH}	Input High Voltage	Except XTALI	2.1		V _{DD} +0.3	V
		XTALI	2.35		V _{DD} +0.3	V
I_{LK}	Input Leakage Current	Input, I/O	-5		5	μΑ
C _{IN}	Input Capacitance	(Note 2)				pF
C _{OUT}	Output Capacitance	(Note 2)				pF
C _{CLK}	Clock Capacitance	(Note 2)				pF

Notes:

- 1. MHz ratings refer to CPU clock frequency.
- 2. Not 100% tested.
- 3. For detailed power consumption figures see Application Note 1297.

4.5 AC CHARACTERISTICS

Table 4-4 through Table 4-8 list the AC characteristics including output delays, input setup requirements, input hold requirements and output float

delays. These measurements are based on the measurement points identified in Figure 4-1 and Figure 4-2. The rising clock edge reference level VREF, and other reference levels are shown in Table 4-3 below for the STPC Client. Input or output signals must cross these levels during testing.

Figure 4-1 shows output delay (A and B) and input setup and hold times (C and D). Input setup and hold times (C and D) are specified minimums, defining the smallest acceptable sampling window a synchronous input signal must be stable for correct operation.

Table 4-3. Drive Level and Measurement Points for Switching Characteristics

Symbol	Value	Units
V_{REF}	1.5	V
V_{IHD}	3.0	V
V_{ILD}	0.0	V

Note: Refer to Figure 4-1.

Figure 4-1 Drive Level and Measurement Points for Switching Characteristics






Figure 4-2 CLK Timing Measurement Points



47/.

4.5.4 POWER ON SEQUENCE



SYSRSTI# has no constraint on its rising time but needs to be set to high at least $10\mu s$ after power supply is stable.

Strap Options are continuously sampled during SYSRSTI# low and should be stable. Once SYSRSTI# is high, they MUST NOT CHANGE until SYSRSTO# is high.


4.5.5 PCI AC TIMING CHARACTERISTICS

Table 4-4. PCI Bus AC Timing

Name	Parameter	Min	Max	Unit
t1	PCI_CLKI to AD[31:0] valid	2	13	ns
t2	PCI_CLKI to FRAME# valid	2	11	ns
t3	PCI_CLKI to CBE#[3:0] valid	2	12	ns
t4	PCI_CLKI to PAR valid	2	12	ns
t5	PCI_CLKI to TRDY# valid	2	13	ns
t6	PCI_CLKI to IRDY# valid	2	11	ns
t7	PCI_CLKI to STOP# valid	2	14	ns
t8	PCI_CLKI to DEVSEL# valid	2	11	ns
t9	PCI_CLKI to PCI_GNT# valid	2	14	ns
t10	AD[31:0] bus setup to PCI_CLKI	7		ns
t11	AD[31:0] bus hold from PCI_CLKI	3		ns
t12	PCI_REQ#[2:0] setup to PCI_CLKI	10		ns
t13	PCI_REQ#[2:0] hold from PCI_CLKI	1		ns
t14	CBE#[3:0] setup to PCI_CLKI	7		ns
t15	CBE#[3:0] hold to PCI_CLKI	5		ns
t16	IRDY# setup to PCI_CLKI	7		ns
t17	IRDY# hold to PCI_CLKI	4		ns
t18	FRAME# setup to PCI_CLKI	7		ns
t19	FRAME# hold from PCI_CLKI	3		ns

4.5.6 DRAM CONTROLLER AC TIMING CHARCTERISTICS

Figure 4-3 Read Mode (ref table Table 4-5)



₹




Figure 4-4 Memory Early Write Mode (ref table Table 4-5)

Figure 4-5 EDO Read Mode (ref table Table 4-5)




Figure 4-6 EDO Write Mode (ref table Table 4-5)




Figure 4-7 Fast Page Mode Read (ref table Table 4-5)




Figure 4-8 Fast Page Mode Write (ref table Table 4-5)





Figure 4-9 Refresh Cycle (ref table Table 4-5)



47/.

Table 4-5. AC Memory Timing Characteristics

	Parameter	Min	Max	Units
tCRAS	HCLK (or GCLK2X) to RAS#[3:0] valid (see Note 3)		17	ns
tCCAS	HCLK (or GCLK2X) to CAS#[7:0] bus valid (see Note 3)		17	ns
tCMA	HCLK (or GCLK2X) to MA[11:0] bus valid (see Note 3)		17	ns
tCMWE	HCLK (or GCLK2X) to MWE# valid (see Note 3)		17	ns
tCMD	HCLK to MD[63:0] bus valid (see Note 3)		25	ns
tGCMD	GCLK2X to MD[63:0] bus valid (see Note 3)		23	ns
tMDG	MD[63:0] Generic hold	0		ns
tCAH4	Column Address Hold Time	≥1T _{Cycles}		ns
tCHR4	CAS Hold Time	≥1T _{Cycles}		ns
tCOH⁴	Data Hold Time from CAS Low	Note 1		ns
tCPN ⁴	CAS Precharge Time	1T _{Cycles}		ns
tCRP4	CAS to RAS Precharge Time		≤1T _{Cycles}	
tCRW ⁴	CAS Low to RAS HIGH (Write only)	≥1T _{Cycles}		ns
tCSR4	CAS Setup Time	≥1T _{Cycles}		ns
tDS4	Data In Setup Time	≥1T _{Cycles}		ns
tRAH ⁴	Row Address Hold Time	≥1T _{Cycles}		ns
tRAS4	RAS Pulse Width	≥3T _{Cvcles}		ns
tRC4	Random Read or Write Time Cycle	≥6T _{Cycles}		ns
tRCD4	RAS to CAS Delay Time	≥1T _{Cycles}		ns
tRCH4	Read Command Hold Time	≥1T _{Cycles}		ns
tRCS4	Read Command Setup Time	≥1T _{Cycles}		ns
tRP ⁴	RAS Precharge Time	≥2T _{Cycles}		ns
tWCH⁴	Write Command Hold Time	≥1T _{Cycles}		ns
tWCS ⁴	WE Command Setup Time	≥1T _{Cycles}		ns
tWRH ⁴	WE Hold Time	Note 2		ns
tWRP ⁴	WE Setup Time	≥1T _{Cycles}		ns
tAR ⁴	Column Address Hold Time from RAS	≥1T _{Cycles}		ns
tRAD4	RAS to valid Column Address Delay	≥1T _{Cycles}		ns
tRAL4	Column Address to RAS Setup Time	≥2T _{Cycles}		ns
tWCR4	Write Command Hold Reference to RAS	≥1T _{Cycles}		ns
tRWL4	Write Command to RAS Setup Time (Note 2)	≥1T _{Cycles}		ns
tCWL4	Write Command to CAS Setup Time (Note 2)	≥1T _{Cycles}		ns
tDHR ⁴	Data Hold Reference to RAS	≥3T _{Cycles}		ns
tRPC4	RAS High to CAS Low Precharge	≥1T _{Cycles}		ns
tCRS ⁴	CAS Before RAS Setup Time	≥1T _{Cycles}		ns
tCHR ⁴	CAS Before RAS Hold Time	≥1T _{Cycles}		ns
tCSH4	CAS Hold Time after RAS	≥1T _{Cycles}		ns

Note 1; T_{Cycle} x n_{CAS} + (t_{Data off} - t_{CAS out})

Where T_{Cycle} is the the number of clock cycles.

n_{CAS} is the number of CAS Cycles (see section 6.7.)

 $T_{Dataoff}$ is the Generic Datahold

 $t_{\mbox{\footnotesize CAS}\mbox{\footnotesize Out}}$ the CLK (either HCLK or GCLK2X) to CAS Low.

 $T_{\mbox{\scriptsize Dataoff}}$ and $\,t_{\mbox{\scriptsize CAS}\,\mbox{\scriptsize Out}}$ are used to refine the timing programming.

Note 2; Value to be derived from CAS pulse width which is programmable (see section 6.7.).

Note 3; for all chronograms, CLK refers to the clock signal that the program is using. It can be either HCLK or GCLK2X

Note 4; These timings are extracted from simulations and are not garanteed by testing

47/.

Table 4-6. Video Input/TV Output AC Timing


Name	Parameter	Min	Max	Unit
t34	DCLK to TV_YUV[7:0] bus valid		18	ns
t35	VIN[7:0] setup to VCLK	5		ns
t36	VIN[7:0] hold from VCLK	3		ns
t37	VCLK to ODD_EVEN valid		21	ns
t38	VCLK to VCS valid		21	ns
t39	ODD_EVEN setup to VCLK	10		ns
t40	ODD_EVEN hold from VCLK	5		ns
t41	VCS setup to VCLK	10		ns
t42	VCS hold from VCLK	5		ns

Table 4-7. Graphics Adapter (VGA) AC Timing

Ī	Name	Parameter	Min	Max	Unit
Ī	t43	DCLK to VSYNC valid		45	ns
Ī	t44	DCLK to HSYNC valid		45	ns

4.5.7 ISA INTERFACE AC TIMING CHARCTERISTICS

Figure 4-10 ISA Cycle (ref table Table 4-8)



Note 1; Stands for SMEMR#, SMEMW#, MEMR#, MEMW#, IOR# & IOW#.

Note; The clock has not been represented as it cannot be accuratly represented depending on the ISA Slave mode.

Table 4-8. ISA Bus AC Timing

Name	Param	eter	Min	Max	Units
2 4	LA[23:	17] valid before ALE# negated	5T		Cycles
34	LA[23	:17] valid before MEMR#, MEMW# asserted			•
	3a ⁴	Memory access to 16 bit ISA Slave	5T		Cycles
	3b ⁴	Memory access to 8 bit ISA Slave	5T		Cycles
94	9 ⁴ SA[19:0] & SBHE valid before ALE# ne		1T		Cycles
10 ⁴ SA[19:0] & SBHE valid before MEMR#, MEMW# asserted					•
	10a ⁴	Memory access to 16 bit ISA Slave	2T		Cycles
	10b ⁴	Memory access to 8 bit ISA Slave	2T		Cycles
10 ⁴	SA[19	:0] & SHBE valid before SMEMR#, SMEMW# ass	erted		•
	10c ⁴	Memory access to 16 bit ISA Slave	2T		Cycle
	10d ⁴ Memory access to 8 bit ISA Slave		2T		Cycle
Note; The si	ignal num	bering refers to Table 4-10	•		•

Note 4; These timings are extracted from simulations and are not garanteed by testing

Table 4-8. ISA Bus AC Timing

Name Parameter		Min	Max	Unit	
10e ⁴	_	:0] & SBHE valid before IOR#, IOW# asserted	2T		Cycle
11 ⁴	XTAL	O to IOW# valid		_	_
11a ⁴		Memory access to 16 bit ISA Slave - 2BCLK	2T		Cycl
	11b ⁴	Memory access to 16 bit ISA Slave - Standard 3BCLK	2T		Cycl
	11c ⁴	Memory access to 16 bit ISA Slave - 4BCLK	2T		Cycl
		Memory access to 8 bit ISA Slave - 2BCLK	2T		Cycl
11e ⁴		Memory access to 8 bit ISA Slave - Standard 3BCLK	2T		Cycl
12 ⁴	ALE#	asserted before ALE# negated	1T		Cycl
13 ⁴	ALE#	asserted before MEMR#, MEMW# asserted			
	13a ⁴	Memory Access to 16 bit ISA Slave	2T		Cycl
	13b ⁴	Memory Access to 8 bit ISA Slave	2T		Cycl
13 ⁴	ALE#	asserted before SMEMR#, SMEMW# asserted		•	•
	13c ⁴	Memory Access to 16 bit ISA Slave	2T		Cycl
	13d ⁴	Memory Access to 8 bit ISA Slave	2T		Cycl
13e 4	ALE#	asserted before IOR#, IOW# asserted	2T		Cycl
144	ALE#	asserted before AL[23:17]		ı	1
	14a ⁴	Non compressed	15T		Cycl
	14b ⁴	Compressed	15T		Cycl
15 ⁴	ALE#	asserted before MEMR#, MEMW#, SMEMR#, SMEMW#	# negated	I.	
	15a ⁴	Memory Access to 16 bit ISA Slave- 4 BCLK	11T		Cycl
	15e ⁴	Memory Access to 8 bit ISA Slave- Standard Cycle	11T		Cycl
18a ⁴		negated before LA[23:17] invalid (non compressed)	14T		Cycle
18a ⁴	ALE#	negated before LA[23:17] invalid (compressed)	14T		Cycl
22 ⁴	MEMF	R#, MEMW# asserted before LA[23:17]			ı.
	22a ⁴	Memory access to 16 bit ISA Slave.	13T		Cycl
	22b ⁴	Memory access to 8 bit ISA Slave.	13T		Cycl
23 ⁴	MEMF	#, MEMW# asserted before MEMR#, MEMW# negated		I.	
	23b ⁴	Memory access to 16 bit ISA Slave Standard cycle 9T			Cycle
	23e ⁴	Memory access to 8 bit ISA Slave Standard cycle 9T			Cycle
23 ⁴	SMEN	IR#, SMEMW# asserted before SMEMR#, SMEMW# ne	gated		
	23h ⁴	Memory access to 16 bit ISA Slave Standard cycle	9T		Cycl
		Memory access to 16 bit ISA Slave Standard cycle	9T		Cycle
23 ⁴	IOR#,	IOW# asserted before IOR#, IOW# negated		l	II.
	23o ⁴	Memory access to 16 bit ISA Slave Standard cycle	9T		Cycle
	23r ⁴	Memory access to 8 bit ISA Slave Standard cycle	9T		Cycle
24 ⁴	MEMF	#, MEMW# asserted before SA[19:0]			
	24b ⁴	Memory access to 16 bit ISA Slave Standard cycle	10T		Cycl
		Memory access to 8 bit ISA Slave - 3BLCK	10T		Cycl
24e ⁴		Memory access to 8 bit ISA Slave Standard cycle	10T		Cycl
		Memory access to 8 bit ISA Slave - 7BCLK	10T		Cycl
24 ⁴	SMEN	IR#, SMEMW# asserted before SA[19:0]			
	24h	Memory access to 16 bit ISA Slave Standard cycle	10T		Cycl
24i ⁴ 24k ⁴			10T		Cycl
		Memory access to 8 bit ISA Slave - 3BCLK	10T		Cycl
		Memory access to 8 bit ISA Slave Standard cycle	10T		Cycl
		bering refers to Table 4-10		l	

▲₹**/**.

ELECTRICAL SPECIFICATIONS

Table 4-8. ISA Bus AC Timing

Name	Parame		Min	Max	Uni
24 ⁴		IOW# asserted before SA[19:0]			
	24o ⁴	I/O access to 16 bit ISA Slave Standard cycle	19T		Сус
	24r ⁴	I/O access to 16 bit ISA Slave Standard cycle	19T		Сус
25 ⁴	MEMR	#, MEMW# asserted before next ALE# asserted			
	25b ⁴	Memory access to 16 bit ISA Slave Standard cycle	10T		Сус
	25d ⁴	Memory access to 8 bit ISA Slave Standard cycle	10T		Сус
25 ⁴	SMEM	R#, SMEMW# asserted before next ALE# aserted			
	25e ⁴	Memory access to 16 bit ISA Slave - 2BCLK	10T		Сус
	25f ⁴	Memory access to 16 bit ISA Slave Standard cycle	10T		Сус
	25h ⁴	Memory access to 8 bit ISA Slave Standard cycle	10T		Сус
25 ⁴	IOR#,	IOW# asserted before next ALE# asserted			1
	25i ⁴	I/O access to 16 bit ISA Slave Standard cycle	10T		Сус
	25k ⁴	I/O access to 16 bit ISA Slave Standard cycle	10T		Сус
26 ⁴	MEMR	#, MEMW# asserted before next MEMR#, MEMW# as	serted		_
	26b ⁴	Memory access to 16 bit ISA Slave Standard cycle	12T		Сус
	26d ⁴	Memory access to 8 bit ISA Slave Standard cycle	12T		Сус
26 ⁴	SMEM	R#, SMEMW# asserted before next SMEMR#, SMEM	W# asserted		
	26f ⁴	Memory access to 16 bit ISA Slave Standard cycle	12T		Сус
	26h ⁴	Memory access to 8 bit ISA Slave Standard cycle	12T		Cyc
26 ⁴	IOR#,	IOW# asserted before next IOR#, IOW# asserted			
	26i ⁴	I/O access to 16 bit ISA Slave Standard cycle	12T		Сус
	26k ⁴	I/O access to 8 bit ISA Slave Standard cycle	12T		Cyc
28 ⁴		ommand negated to MEMR#, SMEMR#, MEMR#, SME	EMW# asserted	1	- , -
	28a ⁴	Memory access to 16 bit ISA Slave	3T		Сус
	28b ⁴	Memory access to 8 bit ISA Slave	3T		Сус
28 ⁴	Any c	ommand negated to IOR#, IOW# asserted			- , -
	28c ⁴	I/O access to ISA Slave	3T		Сус
29a ⁴		#, MEMW# negated before next ALE# asserted	1T		Сус
29b ⁴		R#, SMEMW# negated before next ALE# asserted	1T		Сус
29c ⁴		IOW# negated before next ALE# asserted	1T		Cyc
33 ⁴		:17] valid to IOCHRDY negated			0,0
	33a ⁴	Memory access to 16 bit ISA Slave - 4 BCLK	8T		Сус
	33b ⁴	Memory access to 8 bit ISA Slave - 7 BCLK	14T		Cyc
34 ⁴		:17] valid to read data valid			- Oyo
	34b ⁴	Memory access to 16 bit ISA Slave Standard cycle	8T		Сус
	34e ⁴	Memory access to 8 bit ISA Slave Standard cycle	14T		Cyc
37 ⁴	_	asserted to IOCHRDY# negated	1		
	37a ⁴	Memory access to 16 bit ISA Slave - 4 BCLK	6T		Сус
	37b ⁴	Memory access to 8 bit ISA Slave - 7 BCLK	12T		Cyc
37c ⁴		I/O access to 16 bit ISA Slave - 4 BCLK	6T		Cyc
	37d ⁴	I/O access to 8 bit ISA Slave - 7 BCLK	12T		Cyc
38 ⁴		asserted to read data valid	121		СуС
30	38b ⁴	Memory access to 16 bit ISA Slave Standard Cycle	4T		Сус
	38e ⁴	Memory access to 16 bit ISA Slave Standard Cycle	10T		Cyc
	38h ⁴	I/O access to 16 bit ISA Slave Standard Cycle	4T		Cyc
	3011	bering refers to Table 4-10	41		Cyc

▲₹//.

Table 4-8. ISA Bus AC Timing

Name	Parame		Min	Max	Uni
	38l ⁴	I/O access to 8 bit ISA Slave Standard Cycle	10T		Cycl
41 ⁴	SA[19	0] SBHE valid to IOCHRDY negated			
	41a ⁴	Memory access to 16 bit ISA Slave	6T		Cyc
	41b ⁴	Memory access to 8 bit ISA Slave	12T		Cyc
	41c ⁴	I/O access to 16 bit ISA Slave	6T		Cyc
	41d ⁴	I/O access to 8 bit ISA Slave	12T		Cyc
42 ⁴	SA[19	0] SBHE valid to read data valid			
	42b ⁴	Memory access to 16 bit ISA Slave Standard cycle	4T		Cyc
	42e ⁴	Memory access to 8 bit ISA Slave Standard cycle	10T		Cyc
	42h ⁴	I/O access to 16 bit ISA Slave Standard cycle	4T		Сус
	421 ⁴	I/O access to 8 bit ISA Slave Standard cycle	10T		Сус
47 ⁴	MEMR	#, MEMW#, SMEMR#, SMEMW#, IOR#, IOW# asserted	d to IOCHRDY	negated	
	47a ⁴	Memory access to 16 bit ISA Slave	2T		Cyc
	47b ⁴	Memory access to 8 bit ISA Slave	5T		Cyc
	47c ⁴	I/O access to 16 bit ISA Slave	2T		Cyc
	47d ⁴	I/O access to 8 bit ISA Slave	5T		Cyc
48 ⁴	MEMR	#, SMEMR#, IOR# asserted to read data valid	-		
	48b ⁴	Memory access to 16 bit ISA Slave Standard Cycle	2T		Сус
	48e ⁴	Memory access to 8 bit ISA Slave Standard Cycle	5T		Сус
	48h ⁴	I/O access to 16 bit ISA Slave Standard Cycle	2T		Сус
	481 4	I/O access to 8 bit ISA Slave Standard Cycle	5T		Сус
54 ⁴	IOCHE	DY asserted to read data valid	-		•
	54a ⁴	Memory access to 16 bit ISA Slave	1T(R)/2T(W)		Cyc
	54b ⁴	Memory access to 8 bit ISA Slave	1T(R)/2T(W)		Сус
	54c ⁴	I/O access to 16 bit ISA Slave	1T(R)/2T(W)		Cyc
	54d ⁴	I/O access to 8 bit ISA Slave	1T(R)/2T(W)		Cyc
55a ⁴		RDY asserted to MEMR#, MEMW#, SMEMR#,	1T		Cyc
		W#, IOR#, IOW# negated	11		Cyc
55b ⁴		RY asserted to MEMR#, SMEMR# negated (refresh)	1T		Cyc
56 ⁴		RDY asserted to next ALE# asserted	2T		Cyc
57 4		RDY asserted to SA[19:0], SBHE invalid	2T		Cyc
58 4		#, IOR#, SMEMR# negated to read data invalid	0T		Сус
59 4		#, IOR#, SMEMR# negated to daabus float	0T		Сус
61 ⁴		data before MEMW# asserted			
	61a ⁴	Memory access to 16 bit ISA Slave	2T		Cyc
	61b ⁴	Memory access to 8 bit ISA Slave (Byte copy at end of start)	2T		Cyc
61 ⁴	Write	data before SMEMW# asserted	<u> </u>		
	61c ⁴	Memory access to 16 bit ISA Slave	2T		Cycl
	61d ⁴	Memory access to 8 bit ISA Slave	2T		Cycl
61 ⁴	Write	Data valid before IOW# asserted	<u> </u>		
	61e ⁴	I/O access to 16 bit ISA Slave	2T		Cyc
	61f ⁴	I/O access to 8 bit ISA Slave	2T		Cyc
64a ⁴	MEMV	/# negated to write data invalid - 16 bit	1T		Cyc
64b ⁴		/# negated to write data invalid - 8 bit	1T		Cycl

Note 4; These timings are extracted from simulations and are not garanteed by testing



ELECTRICAL SPECIFICATIONS

Table 4-8. ISA Bus AC Timing

Name	Parameter	Min	Max	Units
64c ⁴	SMEMW# negated to write data invalid - 16 bit	1T		Cycles
64d ⁴	SMEMW# negated to write data invalid - 8 bit	1T		Cycles
64e ⁴	IOW# negated to write data invalid	1T		Cycles
64f ⁴	MEMW# negated to copy data float, 8 bit ISA Slave, odd Byte by ISA Master	1T		Cycles
64g ⁴	IOW# negated to copy data float, 8 bit ISA Slave, odd Byte by ISA Master	1T		Cycles

Note; The signal numbering refers to Table 4-10

Note 4: These timings are extracted from simulations and are not garanteed by testing

5. MECHANICAL DATA

5.1 388-Pin Package Dimension

Dimensions are shown in Figure 5-2, Table 5-1 and Figure 5-3, Table 5-2.

The pin numbering for the STPC 388-pin Plastic BGA package is shown in Figure 5-1.

Figure 5-1. 388-Pin PBGA Package - Top View




Figure 5-2. 388-pin PBGA Package - PCB Dimensions




Table 5-1. 388-pin PBGA Package - PCB Dimensions

Symbols	mm			inches		
Symbols	Min	Тур	Max	Min	Тур	Max
Α	34.95	35.00	35.05	1.375	1.378	1.380
В	1.22	1.27	1.32	0.048	0.050	0.052
С	0.58	0.63	0.68	0.023	0.025	0.027
D	1.57	1.62	1.67	0.062	0.064	0.066
E	0.15	0.20	0.25	0.006	0.008	0.001
F	0.05	0.10	0.15	0.002	0.004	0.006
G	0.75	0.80	0.85	0.030	0.032	0.034

477.

Figure 5-3. 388-pin PBGA Package - Dimensions




Table 5-2. 388-pin PBGA Package - Dimensions

Symbols	mm			inches		
Symbols	Min	Тур	Max	Min	Тур	Max
А	0.50	0.56	0.62	0.020	0.022	0.024
В	1.12	1.17	1.22	0.044	0.046	0.048
С	0.60	0.76	0.92	0.024	0.030	0.036
D	0.52	0.53	0.54	0.020	0.021	0.022
E	0.63	0.78	0.93	0.025	0.031	0.037
F	0.60	0.63	0.66	0.024	0.025	0.026
G		30.0			11.8	

5.2 388-Pin Package thermal data

388-pin PBGA package has a Power Dissipation Capability of 4.5W which increases to 6W when used with a Heatsink.

Structure in shown in Figure 5-4.

Thermal dissipation options are illustrated in Figure 5-5 and Figure 5-6.

Figure 5-4. 388-Pin PBGA structure




Figure 5-5. Thermal dissipation without heatsink





Figure 5-6. Thermal dissipation with heatsink



6. BOARD LAYOUT

6.1 THERMAL DISSIPATION

Thermal dissipation of the STPC depends mainly on supply voltage. As a result, when the system does not need to work at 3.3V, it may be to reduce the voltage to 3.15V for example. This may save few 100's of mW.

The second area that can be concidered is unused interfaces and functions. Depending on the application, some input signals can be grounded, and some blocks not powered or shutdown. Clock speed dynamic adjustment is also a solution that can be used along with the integrated power management unit.

The standard way to route thermal balls to internal ground layer implements only one via pad for each ball pad, connected using a 8-mil wire.

With such configuration the Plastic BGA 388 package dissipates 90% of the heat through the ground balls, and especially the central thermal balls which are directly connected to the die, the remaining 10% is dissipated through the case. Adding a heat sink reduces this value to 85%.

As a result, some basic rules have to be applied when routing the STPC in order to avoid thermal problems.

First of all, the whole ground layer acts as a heat sink and ground balls must be directly connected to it as illustrated in Figure 6-1.

If one ground layer is not enough, a second ground plane may be added on the solder side.




Figure 6-1. Ground routing

477.

When considering thermal dissipation, the most important - and not the more obvious - part of the layout is the connection between the ground balls and the ground layer.

A 1-wire connection is shown in Figure 6-2. The use of a 8-mil wire results in a thermal resistance of 105°C/W assuming copper is used (418 W/m.°K). This high value is due to the thickness (34 µm) of the copper on the external side of the PCB.

Considering only the central matrix of 36 thermal balls and one via for each ball, the global thermal resistance is 2.9°C/W. This can be easily improved by using four 10 mil wires to connect to the four vias around the ground pad link as in Figure 6-3. This gives a total of 49 vias and a global resistance for the 36 thermal balls of 0.6°C/W.

The use of a ground plane like in Figure 6-4 is even better.

To avoid solder wicking over to the via pads during soldering, it is important to have a solder mask of 4 mil around the pad (NSMD pad), this gives a diameter of 33 mil for a 25 mil ground pad.

To obtain the optimum ground layout, place the vias directly under the ball pads. In this case no local board distortion is tolerated.

The thickness of the copper on PCB layers is typically 34 μ m for external layers and 17 μ m for internal layers. This means thermal dissipation is not good and temperature of the board is concentrated around the devices and falls quickly with increased distance.

When it is possible to place a metal layer inside the PCB, this improves dramatically the heat spreading and hence thermal dissipation of the board.

Figure 6-2. Recommended 1-wire ground pad layout






Figure 6-3. Recommended 4-wire ground pad layout



Issue 2.2 - October 13, 2000

54/61

Figure 6-4. Optimum layout for central ground ball




The PBGA Package also dissipates heat through peripheral ground balls. When a heat sink is placed on the device, heat is more uniformely spread throughout the moulding increasing heat dissipation through the peripheral ground balls.

The more via pads are connected to each ground ball, the more heat is dissipated. The only limitation is the risk of lossing routing channels.

Figure 6-5 shows a routing with a good trade off between thermal dissipation and number of routing channels.

Figure 6-5. Global ground layout for good thermal dissipation




47/

Issue 2.2 - October 13, 2000

55/61


Figure 6-6. Bottom side layout and decoupling



A local ground plane on opposite side of the board as shown in Figure 6-6 improves thermal dissipation. It is used to connect decoupling capacitances but can also be used for connection to a heat sink or to the system's metal box for better dissipation.

This possibility of using the whole system's box for thermal dissipation is very usefull in case of high temperature inside the system and low temperature outside. In that case, both sides of the PBGA should be thermally connected to the metal chassis in order to propagate the heat through the metal. Figure 6-7 illustrates such an implementation.

Figure 6-7. Use of metal plate for thermal dissipation



477.

6.2 HIGH SPEED SIGNALS

Some Interfaces of the STPC run at high speed and have to be carefully routed or even shielded.

Here is the list of these interfaces, in decreasing speed order:


- Memory Interface.
- Graphics and video interfaces
- PCI bus
- 14MHz oscillator stage

All the clocks have to be routed first and shielded for speeds of 27MHz or more. The high speed signals have the same contrainsts as some of the memory interface control signals.

The next interfaces to be routed are Memory, Video/graphics, and PCI.


All the analog noise sensitive signals have to be routed in a separate area and hence can be routed indepedently.

Figure 6-8. Shielding signals



7. ORDERING DATA

7.1 ORDERING CODES



7.2 AVAILABLE PART NUMBERS

Part Number	Core Frequency (MHz)	CPU Mode (DX/DX2)	Tcase Range (°C)	Operating Voltage (V)
STPCD0166BTC3	<u>66</u>	<u>DX</u>	0°C to +100°C	
STPCD0175BTC3	<u>75</u>	<u>DX</u>	0 0 10 + 100 0	
STPCD0166BTI3	<u>66</u>	DX	-40°C to +100°C	$3.3V \pm 0.3V$
STPCD0175BTI3	<u>75</u>	DX	-40 C 10 + 100 C	
STPCD0166BTA3	<u>66</u>	DX	-40°C to +115°C	

7.3 CUSTOMER SERVICE

More informa	ition is	available	on	the	Any specific questions are to be addressed direct-
STMicroelectror	nics inte	rnet site		http://	ly to the local ST Sales Office.
www.ST.com/S	TPC.			•	·

Information furnished is believed to be accurate and reliable. However, STMicroelectronics assumes no responsibility for the consequences of use of such information nor for any infringement of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of STMicroelectronics. Specifications mentioned in this publication are subject to change without notice. This publication supersedes and replaces all information previously supplied. STMicroelectronics products are not authorized for use as critical components in life support devices or systems without express written approval of STMicroelectronics.

© 2000 STMicroelectronics - All Rights Reserved

The ST logo is a registered trademark of STMicroelectronics.

All other names are the property of their respective owners.

STMicroelectronics GROUP OF COMPANIES

Australia - Brazil - China - France - Germany - Italy - Japan - Korea - Malaysia - Malta - Mexico - Morocco - The Netherlands - Singapore - Spain - Sweden - Switzerland - Taiwan - Thailand - United Kingdom - U.S.A.



61