INTEGRATED CIRCUITS

DATA SHEET

TEA7650HVideo signal processor for CD-video/laser vision

Preliminary specification File under Integrated Circuits, IC02 September 1990





TEA7650H

FEATURES

- Modulation Transfer Function correction (MTF) at signal input for both standards
- . HF drop out detector
- Data slicer, data output for program information (IEC standards)
- Separation of signals for Electronic Time Base Correction (ETBC)
- Noise reduction with chrominance trap, noise level adjust point
- Dynamic picture insertion and 6 dB video attenuation of main picture
- Bandgap reference voltage output, suitable for CCD delay line

GENERAL DESCRIPTION

Bipolar IC for video signal processing used in CD-Video/LaserVision players.

Standard PAL respectively NTSC output signal (CVBS). MTF amplifier.

FM-demodulator followed by de-emphasis stage. PAL/NTSC switch for switching the MTF and de-emphasis.

Drop out detector with drop out switch, also externally switchable.

+5 volt supply, only 325 mW total power dissipation.

QUICK REFERENCE DATA


SYMBOL	PARAMETER	MIN.	TYP.	MAX.	UNIT
V _P	supply voltage (pins 12, 30, 47)	_	5	_	V
I _P	total supply current	_	_	65	mA
V _{i (p-p)}	FM input signal at pin 7 (peak-to-peak value)	50	_	300	mV
V _{o (p-p)}	CVBS output signal for CCDs (peak sync – peak white, pin 29)	_	850	_	mV
V ₂₉	black level voltage (pin 29)	_	1.85	_	V
V _{i (p-p)}	delayed CVBS input signal for drop out path at pin 27 (peak-to-peak value)	_	700	_	mV
V _{i (p-p)}	delayed CVBS input signal at pin 31 from ETBC path (peak-to-peak value)	_	600	_	mV
V _{o (p-p)}	main CVBS output signal at pin 42 (peak-to-peak value)	_	1	_	V
V ₄₂	black level voltage (pin 42)	_	2.2	_	V
V _{o (p-p)}	chrominance output signals at pins 44, 48 (peak-to-peak value)				
	PAL (burst)	_	760	_	mV
	NTSC (burst)	_	725	_	mV
V _{ref}	reference output voltage (pin 41)	_	1.6	_	V


ORDERING AND PACKAGE INFORMATION

EXTENDED TYPE NUMBER	PACKAGE				
EXTENDED TIPE NUMBER	PINS	PIN POSITION	MATERIAL	CODE	
TEA7650H	48	QFP48	plastic	SOT196A ⁽¹⁾	

Note

1. SOT196-1; 1996 November 25.





TEA7650H


PINNING

SYMBOL	PIN	DESCRIPTION
CRSC1	1	3.67 MHz resonant circuit 1
CS1	2	line synchronization output pulse 1 (composite sync)
DOCO	3	drop out control, input/output for external control
VS	4	field sync output
C _{BG}	5	charging capacitor for burst rectifier
C _{MTF}	6	charging capacitor for MTF control voltage
FM-IN	7	FM input signal from preamplifier
FREF1	8	PAL resonant circuit for the MTF
FREF2	9	NTSC resonant circuit for the MTF
MTFO	10	MTF output signal (corrected FM signal)
AMPIN	11	input for 8 dB amplifier (FM signal)
V _{P1}	12	+5 V supply (referred to pins 6 to 15 and 18)
AMPO	13	output of 8 dB amplifier (FM signal)
LIMIN1	14	limiter amplifier input (FM signal to demodulator)
C _{LIM}	15	capacitor for slicing level control of limiter
C _{DEM}	16	capacitor for clamping level of FM demodulator
DRQ	17	data request input for data at pin 25
DEMO	18	FM demodulator output (CVBS negative)
GND1	19	ground (0 V) for V _{P1}
FBO1	20	feedback output at PAL and NTSC (de-emphasis)
FBO2	21	feedback output, additional at NTSC (de-emphasis)
C _{CVBS}	22	capacitor for clamping of CVBS amplifier
DEEMI	23	de-emphasis input for CVBS from demodulator
C _{AGC1}	24	capacitor for AGC of CVBS amplifier
DATA	25	data output of information code
C _{AGC2}	26	capacitor for AGC of drop out amplifier
PRLIN	27	input signal of preceding line from CCD delay
GND3	28	ground (0 V) for V _{P3}
DOSW	29	drop out switch buffer output (to CCD delay and ETBC)
V _{P3}	30	+5 V supply (referred to pins 5, 17, 20 to 36, 38 to 42)
VIDIN	31	CVBS input signal from ETBC
C _{AGC3}	32	capacitor for AGC of CVBS follower amplifier
VIBUF	33	video signal buffer output to chroma trap circuitry
FTRAP	34	switching output for chroma trap at NTSC
LIMI2	35	limiter amplifier input for noise reduction
NRADJ	36	noise level adjust point (resistor to ground)
MODE	37	standard select input PAL/NTSC (PAL = LOW)
INSEN	38	insertion enable input
VDATT	39	6 dB CVBS attenuation (active HIGH)
EXVID	40	external CVBS input for insertion

TEA7650H

SYMBOL	PIN	DESCRIPTION
V _{ref}	41	reference voltage output (1.6 V)
CVBS	42	main CVBS output signal
GND2	43	ground (0 V) for V _{P2}
CHR2	44	chrominance output signal 2
CRSC2	45	3.67 MHz resonant circuit 2
CS2	46	line synchronization pulse 2 (composite sync)
V _{P2}	47	+5 V supply (referred to pins 1 to 4, 16, 37, 43 to 48)
CHR1	48	chrominance output signal 1

PIN CONFIGURATION



TEA7650H

FUNCTIONAL DESCRIPTION

Figures 1, 2 show the block diagram of the Video Signal Processor (VSP) including the peripheral circuitry for the video signal processing. The pulse-width modulated FM signal from the preamplifier is fed, via a DC blocking capacitor, into the IC (pin 7) at the input to the Modulation Transfer Function (MTF) circuit which corrects for the characteristic of the optical reading system.

MTF correction

Due to the finite diameter of the laser beam spot and the tangential velocity of the track of pits on the disk, the MTF of the optical system acts like a radius-dependent low-pass filter for the FM input signal. Although the video signal can be recovered without correction, the ratio of the amplitudes of the chrominance and luminance signals would not then be the same at the most inner and the most outer part of the disk. This influence of the disk radius is automatically corrected by the Video Signal Processor. The principle of correction is to use the deviation of the demodulated burst signal to generate an error voltage in order to control the frequency selective MTF circuit. The burst measurement operates as follows: A burst-key generator is triggered by the line synchronization pulse (CS1) to generate a burst-key pulse which activates the burst gate and rectifier stage. The signal at the rectifier output (pin 6) is used to control the amplification of the MTF circuit.

The carrier frequency in the PAL standard is different to that in the NTSC standard, therefore two separate resonant circuits are required on pins 8 and 9. They are selected by the PAL/NTSC system selector (pin 37).

The MTF-corrected FM signal at pin 10 is amplified (+8 dB) and fed, via the external filter which removes the audio frequency components from the signal, into the demodulator at pin 14.

Demodulation

The FM signal is first fed into a limiter circuit (pin 14) with automatic slicing level control to suppress the main carrier in the demodulated signal. The demodulator has two outputs. The first (internal) clamps the demodulated video signal on peak-sync by controlling the transconductance of the demodulator. The FM signal can now be demodulated during disk start-up, thereby facilitating fast run-in. The second output signal from the demodulator (pin 18) is passed through an external 5 MHz low-pass filter to extract the CVBS signal. The CVBS signal is then fed into the de-emphasis network to compensate for the pre-emphasis of the video signal recorded on the disk.

De-emphasis

The de-emphasis circuit consists of an internal inverting amplifier and an external RC feedback network. Since the pre-emphasis on the disk in the PAL standard is different from that in the NTSC standard, the time constants are switchable. When PAL is selected, the first arm of the feedback network is active, otherwise both operate in parallel. The de-emphasized video signal is fed into an AGC stage (pin 20) where it is clamped on its black level and amplitude-controlled to a constant level. The signal is then fed into the data slicer and the drop out switch.

Data slicer

Coded signals on the video disk are extracted by the data slicer (output pin 25) when the Data Request input is activated (pin 17).

Drop out compensation

The drop out detector (DOD) in the IC is triggered by every positive or negative transition of the FM signal. A drop out is detected when the half-cycle period is outside the limits. Protection against a drop out is achieved by use of a video signal delayed by one line. The signal at the output of the drop out switch is fed out of the IC via a buffer (pin 29) and then through a delaying device (CCD) before being fed back into the IC (pin 27). The delayed video signal appears at the input of an AGC circuit to compensate for gain tolerances of the delay line and avoids the need for an external adjustment. When a drop out is detected, the drop out detector activates the video switch so that the lost information of the line is substituted by the information of the preceding line.

The drop out pulse is also present at pin 3 and can be used for different purposes. This pin can also act as an input to control the drop out switch by an external signal for test purposes.

Time error compensation

In a videodisc player timing errors are caused by deviations of the rotational speed of the motor, imperfections in the disk and unavoidable tolerances in the centering of the disk on the turntable. Track eccentricity is the main cause of timing errors.

To minimize timing errors, it is necessary in the first place to keep the rotational speed of the disk as constant as possible. Referring back to the output of the switch in Fig.1-2, the video signal is also fed into a sync separator and a chrominance separator with its external resonant circuits tuned to the chrominance subcarrier

TEA7650H

frequency. The phase of the line synchronization pulses (CS1, pin 2) can be used to control the speed of the turntable motor.

However, with this method it is not possible to obtain an acceptable reduction of timing errors for frequencies of 25 Hz and above. To reduce errors, use is made of an external Electronic Time Base Corrector (ETBC) between pins 27 and 31 which functions as a variable delay line driven by an error signal.

This error signal can be extracted from the output signal CS1 (pin 2), CHR1 (pin 48), CS2 (pin 46) and CHR2 (pin 44).

Since the line sync pulses (CS1) are not suitable to achieve an accurate enough measurement of time difference, use is made of the 3.58 MHz burst signal derived from the chrominance signal CHR1. If the same zero crossing of the burst signal is used in every line, the actual time can be measured with sufficient accuracy.

The CVBS signal leaving the ETBC might still have small timing errors due to residual control error. A second (feedback) loop is therefore required. The CVBS signal is fed into an AGC circuit (pin 31) that compensates for gain tolerances in the ETBC. As in the first loop, the line synchronization pulses (CS2) and the chrominance signal (CHR2) are derived from the CVBS signal by using second sync and chrominance separators. The error signal obtained by comparison in this feedback loop is added to the error signal obtained in the first loop.

Using the burst signal for accurate measurements is a problem in the PAL format due to its alternating phase. A special 3.75 MHz (240 fh) burst has therefore been added to the video signal recorded on the PAL disk. This burst is inserted on the top level of the line sync pulses.

In dual standard applications, the resonant circuits of the chrominance separators (pins 1 and 45) should be tuned to 3.67 MHz to ensure good separation of the special burst or the chrominance subcarrier.

When the timebase-corrected CVBS signal has by-passed the second sync and chrominance separators, it reaches the special burst suppressor which removes the special burst. The signal is then fed into the noise reduction circuit.

Noise reduction

A noise reduction circuit can be used to improve the apparent picture quality of a noisy signal. It operates as follows: First the timebase corrected CVBS signal is buffered (pin 33) and then fed into an external network which removes the chrominance subcarrier and all

low-frequency components. It is then fed into a limiter (pin 35) which ensures that only small amplitudes (mainly noise) are removed from the main signal.

The chrominance subcarrier trap is switched to either the PAL subcarrier frequency (4.43 MHz) or the NTSC subcarrier (3.58 MHz) by the PAL/NTSC system selector (pin 37) using the additional small capacitor at pin 34. An external resistor at pin 36 is included so that manufacturers can select their preferred level of noise reduction, or none at all, by grounding the pin.

Picture insertion

The CVBS signal containing the information to be displayed is applied to pin 40. A clamp circuit ensures that the black level of this signal is the same as that of the main signal. Both signals are applied to the insertion switch.

When, for example, a character is to be displayed the 6 dB attenuation (pin 39) is first activated to generate a reduced contrast background area around the character (with respect to the black level so that the original picture is still visible). Next, the insertion switch (pin 38) is activated and the character appears at the output. By switching back to the original picture, the procedure operates in the reverse sequence.

Other examples of the picture insertion facility are displaying a background picture during start-up of the video disk player or the use of picture-in-picture.

A buffer is provided at the CVBS output (pin 42) which delivers a CVBS signal clamped to black level and controlled to a peak-to-peak amplitude of 1 V.

Reference voltage

A reference voltage of 1.6 V is provided by a bandgap circuit. Internally, all control circuits are supplied with this reference voltage. Externally, it can be used for various purposes.

TEA7650H

LIMITING VALUES

Limiting values in accordance with the Absolute Maximum System (IEC 134).

SYMBOL	PARAMETER	MIN.	MAX.	UNIT
V _{P1}	supply voltage 1 (pin 12)	0	6	V
V _{P2}	supply voltage 2 (pin 47)	0	6	V
V _{P3}	supply voltage 3 (pin 30)	0	6	V
V _n	voltage on all pins except ground pins	0	V _P	V
P _{tot}	total power dissipation	0	360	mW
T _{stg}	storage temperature range	-25	+150	°C
T _{amb}	operating ambient temperature range	0	+70	°C
V _{ESD}	electrostatic handling ⁽¹⁾ for all pins	±400	_	V

Note

1. Equivalent to discharging a 200 pF capacitor through a 0 Ω series resistor.

THERMAL RESISTANCE

SYMBOL	PARAMETER	MIN.	MAX.	UNIT
R _{th j-a}	from junction to ambient in free air	_	92	K/W

TEA7650H

CHARACTERISTICS

 $V_{P1} = V_{P2} = V_{P3} = 5$ V, $T_{amb} = 25$ °C, measurements taken in Fig.1-2; unless otherwise specified.

Voltages referred to GND1 (pin 19): V_{P1} and voltage at pins 6 to 15, 18

GND2 (pin 43): V_{P2} and voltage at pins 1 to 4, 16, 37, 44 to 48 GND3 (pin 28): V_{P3} and voltage at pins 5, 17, 20 to 36, 38 to 42

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
V _{P1}	supply voltage 1 (pin 12)		4.5	5	5.5	V
V _{P2}	supply voltage 2 (pin 47)		4.5	5	5.5	V
V _{P3}	supply voltage 3 (pin 30)		4.5	5	5.5	V
I ₁₂₊₃₀₊₄₇	total supply current		_	_	65	mA
Standard s	select input (pin 37)					
V _{IL}	input voltage for standard PAL (LOW)		0	_	1	V
V _{IH}	input voltage for standard NTSC (HIGH),	pin connected	3	_	V _{P2}	V
	alternative measure for standard NTSC	pin open-circuit	_	_	_	
I _{IL}	input current (LOW)	V ₃₇ = 1 V	_	_	-100	μΑ
I _{IH}	input current (HIGH)	V ₃₇ = 4 V	_	_	20	μΑ
Modulatio	n transfer function MTF (referred to GND1	, pin 19)	'	•		
V _{i (p-p)}	FM input signal at pin 7					
/	(peak-to-peak value)		50	-	300	mV
	for proper MTF correction		50	_	200	mV
Z ₇	input impedance		_	5	_	kΩ
	MTF control signal					
I _(p-p)	output current for storage of the burst					
	amplitude at pin 5 (peak-to-peak value)		-	200	-	μΑ
I ₆	burst amplitude integrator,			150		
_	charging current (pin 6)		-	±50 -1	_	μA mS
g	conductance $g = dI_6 / dV_5$	nin O nativo for DAL.	_	-	-	1110
	MTF frequency selection (pins 8 and 9)	pin 8 active for PAL; pin 9 active for NTSC				
V _{o (p-p)}	output signal		_	V _{7 (p-p)}	_	mV
Z	output impedance		_	- / (p-p) -	10	Ω
I _{o (p-p)}	output current		_	_	4.5	mA
V _{o (p-p)}	MTF output signal (pin 10)		_	_	300	mV
Z ₁₀	MTF output impedance		_	_	100	Ω
G _v	signal gain	$G_{v} = V_{10} / V_{7}$				
G _o	$G_{v} = G_{o} + 20 \log G_{r} (V_{6})$		_	0	_	dB
Gr	minimum gain	V ₆ = 0	_	0	_	dB
	maximum gain	V ₆ = 2.6 V	_	300Ω/R8	_	
	maximum gain	V ₆ = 2.6 V	_	300Ω/R9	_	
В	bandwidth	$-3 \text{ dB}; G_r = 0$	15	_	_	MHz
α_{2H}	second harmonic suppression	f = 8 MHz	40	_	_	dB

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
MTF follow	wing amplifier (pins 11 and 13)			•		
V _{i (p-p)}	FM input signal at pin 11 (peak-to-peak value)		_	_	300	mV
Z ₁₁	input impedance		10	_	_	kΩ
R _E	internal emitter resistor to ground		_	1.8	_	kΩ
Z ₁₃	output impedance (pin 13)		_	_	50	Ω
I _{o (p-p)}	output current at pin 13 (peak-to-peak value)		_	_	1	mA
G _v	voltage gain (pins 13-11)		_	8	_	dB
В	bandwidth (pin 13)	-3 dB	15	_	_	MHz
α_{2H}	second harmonic suppression		40	_	_	dB
Limiting a	implifier for demodulator			1	Į.	
V _{i (p-p)}	input signal for proper demodulation at pin 14 (peak-to-peak value)		0.1	_	1	V
Z ₁₄	input impedance		10	_	_	kΩ
I _(p-p)	charging current of 2nd harmonic control at pin 15 (peak-to-peak value)		_	200	_	μА
FM demod	dulator with pulswidth-modulated current ou	tput (f = 2 f _{in}). Referred	d to GND1	, pin 19		
I _(p-p)	output current pulse at pin 18 (peak-to-peak value)		_	-3.2	_	mA
I ₁₈	mean (average) DC current	for top sync	_	-1.75	_	mA
Z ₁₈	output impedance		30	_	_	kΩ
V ₁₈	DC output voltage range		0	_	2	V
S	transconductance	at PAL at NTSC	-	-210 -185		μΑ/MHz μΑ/MHz
N	static non-linearity		_	_	10	%
В	bandwidth	±1 dB	5	_	_	MHz
α	main carrier suppression	V _{14 (p-p)} = 100 mV	35	_	_	dB
I _(p-p)	charging current at pin 16 (amplitude storage for top sync, peak-to-peak value)	W 17	_	26	_	μΑ
De-empha	asis amplifier (output pin 21 only for NTSC a	active). Referred to GN	ND3, pin 2	8		•
Z ₂₃	input impedance (pin 23)		10	_	_	kΩ
I ₂₃	DC input current		-	_	2	μΑ
I _(p-p)	charging current for black clamping capacitor at pin 22 (peak-to-peak value)		_	3	_	μА
R _{20, 21}	output impedance (pins 20 and 21)		_	_	100	Ω
V _{20, 21}	DC output voltage (black level)		_	2.2	_	V
BWg	gain bandwidth product		40	_	_	MHz
I _{24 (p-p)}	charging current for AGC capacitor at pin 24 (peak-to-peak current)		_	11	_	μА

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
Composite	e sync output CS1 (pin 2; referred to GND2	2, pin 43)		•		
V _{oH}	sync output voltage (active HIGH)	$I_2 = -0.5 \text{ mA}$	4	_	_	V
V _{oL}	sync output voltage (LOW)	$I_2 = 0.5 \text{ mA}$	1-	_	0.4	V
t _d	delay of positive going sync edge		Ī-	_	300	ns
Δt_{d}	jitter of positive going sync edge		1-	-	40	ns
t _r , t _f	rise and fall time	C _L = 22 pF	-	_	200	ns
Vertical sy	rnc output (VS), open collector output with 5	0.00 Ω internal series re	sistor, ref	erred to GN	D2, pin 4	3
V ₄	sync output voltage active LOW (pin 4)	$I_4 = -0.5 \text{ mA}$	_	_	0,7	V
t _d	delay time		_	18	_	μs
t _e	elongation time		_	70	_	μs
Drop out p	processing. (referred to GND3, pin 28)				1	
f _i	frequency range for no drop out recognition					
f ₁	minimum value at PAL		_	5.6	_	MHz
f_2	maximum value at PAL		_	9.7	_	MHz
f ₁	minimum value at NTSC		_	6.97	_	MHz
f_2	maximum value at NTSC		-	11.1	_	MHz
t _d	delay time on negative going edge for an abrupt drop out with					
	f < 0.5 f ₁ or f > 1.5 f ₂		_	_	250	ns
t _e	drop out elongation time	C3 = 47 pF; R3 = 100 kΩ	_	3.5	_	μs
V ₃	output voltage during drop out	internal R _S = 500 Ω ; I ₃ = -0.5 mA	_	_	0.7	V
V _{3 thr}	threshold voltage of drop out switch		-	2	_	V
V _{3 DO}	input voltage for forced drop out switching		0		0.7	V
V _{i (p-p)}	delayed video input signal at pin 27 (peak-to-peak value)	$R_G \le 1 \text{ k}\Omega$	_	700	_	mV
V ₂₇	DC input voltage (black level)		-	2.2	_	V
Z ₂₇	input impedance		10	_	_	kΩ
I _(p-p)	charging current for coupling capacitor at pin 27 (peak-to-peak value)		_	3	_	μΑ
I _(p-p)	charging current for AGC of the delayed signal at pin 26 (peak-to-peak value)		_	11	_	μΑ

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
	nce output for purpose of ETBC, with R_L = 4.43 MHz for PAL (3.58 MHz for NTSC). Restics.		-	-		cuit at pin
V _{o (p-p)}	burst amplitude (peak-to-peak value) at pin 48	PAL; f = 4.43 MHz NTSC; f = 3.58 MHz	-	760 725	-	mV mV
Z ₄₈	output impedance		_	_	250	Ω
I _{o (p-p)}	output current (peak-to-peak value)		_	_	700	μΑ
α_{CR}	crosstalk attenuation from pin 44		32	_	_	dB
R ₁	output impedance for resonant circuit		_	1.4	_	kΩ
Electronic	time base control ETBC and CCD delay	(external). Referred to G	ND3, pii	n 28.		1
V _{o (p-p)}	CVBS output signal of emitter output at pin 29 (peak-to-peak value) burst amplitude in signal	$V_{20 \text{ (p-p)}} = 0.5 \text{ V} \pm 3 \text{ dB}$ (peak-to-peak value) for PAL		850 230		mV mV
		for NTSC	-	219	-	mV
V ₂₉	DC output voltage (black level)		-	1.85	-	V
Z ₂₉	output impedance		-	$-V_{t}/I_{29}$	-	Ω
I ₂₉	output current (source)		-	_	-3	mA
S/N	signal-to-noise ratio from pin 7 to pin 29	5 MHz unweighted	50	_	_	dB
ΔV _{o (p-p)}	difference of CVBS amplitude (peak-to-peak value)	switching from main to delayed signal; V _{27 (p-p)} = 0.7 V				
	at pin 29 referred to 0 dB level	0 dB	_		±2	%
	at pin 29 referred to ±4 dB level	±4 dB	_	_	±6	%
α_{CR}	crosstalk attenuation	f = 2 MHz	35	_	-	dB
ΔV_{29}	offset voltage after switching		_	_	10	mV
ΔV_S	spike amplitude at switching (pin 29)	t _S > 50 ns	_	_	15	mV
Chromina	nce and luminance amplifier (referred to 0	GND3, pin 28).	•	•	•	
V _{i (p-p)}	delayed CVBS input signal (pin 31)	$R_G \le 1 \text{ k}\Omega$	_	600	_	mV
V ₃₁	DC input voltage (black level)		_	2.2	_	V
Z ₃₁	input impedance		10	_	_	kΩ
I _(p-p)	charging current for coupling capacitor at pin 31 (peak-to-peak value)		_	3	_	μА
I _(p-p)	charging current for AGC at pin 32 (peak-to-peak value)		_	11	_	μΑ


SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
	nce output for purpose of ETBC, with R_L o 4.43 MHz for PAL (3.58 MHz for NTSC). Fitics.	,	•	•		cuit at pir
V _{o (p-p)}	burst amplitude (peak-to-peak value) at pins 44					
	for PAL	f = 4.43 MHz	_	760	_	mV
	for NTSC	f = 3.58 MHz	_	725	_	mV
Z ₄₄	output impedance		_	_	250	Ω
I _{o (p-p)}	output current (peak-to-peak value)		_	_	700	μΑ
α _{CR}	crosstalk attenuation from pin 48		32	_	-	dB
R ₄₅	output impedance for resonant circuit		_	1.4	_	kΩ
Luminanc	e noise reduction (referred to GND3, pin 2	28)		1		
V _(p-p)	output signal at pin 33 (peak-to-peak value)	$V_{i (p-p)} = 0.6 \text{ V} \pm 3 \text{ dB}$ at pin 31	_	1	_	V
V ₃₃	DC output voltage (black level)		_	2.2	_	V
l _E	internal emitter current to ground of emitter follower		_	1	_	mA
Z ₃₃	output impedance		_	_	100	Ω
I _{o (p-p)}	AC output current at pin 33 (peak-to-peak value)		_	_	1.5	mA
I _(p-p)	chroma trap switch, active for NTSC input current (peak-to-peak value)		_	_	350	μΑ
Z ₃₄	input impedance (pin 34)		_	_	50	Ω
V _{i (p-p)}	limiter amplifier input signal at pin 35 (peak-to-peak value)		-	1	_	V
	input signal for start of limiting		0	_	100	mV
Z ₃₅	input impedance		_	2	-	kΩ
V ₃₆	voltage range or limiter control (pin 36)		0.1	_	1.5	V
	voltage for control-off		-	0	_	V
I ₃₆	DC output current		_	-100	_	μΑ
Main CVB	Soutput (referred to GND3, pin 28).					
V _{o (p-p)}	CVBS output signal of emitter output at pin 42 (peak-to-peak value)	$V_{i (p-p)} = 0.6 \text{ V} \pm 0 \text{ dB}$ at pin 31	_	1	_	V
$\Delta V_{o (p-p)}$	residual variation of output voltage at pin 42 (peak-to-peak value)	$V_{i (p-p)} = 0.6 \text{ V} \pm 3 \text{ dB}$ at pin 31	_	_	±3	%
V ₄₂	DC output voltage (black level)		_	2.2	-	V
I _E	internal emitter current to ground of emitter follower		_	300	_	μΑ
Z ₄₂	output impedance		_	_	100	Ω
I _o	output source current		-	_	-5	mA
В	video bandwidth	-3 dB	5			MHz
S/N	signal-to-noise ratio from pin 31 to pin 42	5 MHz unweighted	60	_	-	dB
	U		1	1		


$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	α_{CR}						
$ \begin{array}{cccccccccccccccccccccccccccccccccccc$			f = 5 MHz	45	-	-	dB
	α_{burst}	suppression of special burst		35	_	_	dB
$ \frac{\Delta V_{VID}}{\Delta V_{VID}} \text{video attenuation for internal signal} \qquad V_{39} = \text{HIGH} \qquad - \qquad 6 \qquad - \qquad dB $ $ \frac{\text{External video insertion input and switching control}}{V_{I(p-p)}} \text{input signal at pin 40 (peak-to-peak value)} R_G \le 1 \text{kΩ} \qquad - \qquad 1 \qquad - \qquad V $ $ V_{40} \qquad DC \text{voltage (black level)} \qquad - \qquad 2.9 \qquad - \qquad V $ $ C_V \qquad \text{voltage gain (pins 42-40)} \qquad - \qquad 0 \qquad - \qquad dB $ $ C_{40} \qquad \text{input impedance} \qquad 100 \qquad - \qquad - \qquad & C_{40} $ $ C_{40} \qquad \text{input impedance} \qquad 100 \qquad - \qquad - \qquad & C_{40} $ $ C_{40} \qquad \text{input impedance} \qquad - \qquad 3 \qquad - \qquad \mu A $ $ C_{40} \qquad \text{input impedance} \qquad - \qquad 3 \qquad - \qquad \mu A $ $ C_{40} \qquad \text{input impedance} \qquad - \qquad 3 \qquad - \qquad \mu A $ $ C_{40} \qquad \text{input impedance} \qquad - \qquad 3 \qquad - \qquad \mu A $ $ C_{40} \qquad \text{input current at pin 40} \qquad (peak-to-peak value) \qquad - \qquad 3 \qquad - \qquad \mu A $ $ C_{40} \qquad \text{input current input current (HIGH)} \qquad 3 \qquad - \qquad V_P \qquad V_$	ΔV_{42}	offset voltage after switching		_	_	50	mV
External video insertion input and switching control $V_{1(p-p)}$ input signal at pin 40 (peak-to-peak value) $R_G \le 1 \text{ k}\Omega$	ΔV_S	spike amplitude at switching	t _S > 50 ns	_	_	20	mV
$\begin{array}{c} V_{1(p-p)} & \text{input signal at pin 40 (peak-to-peak value)} \\ V_{40} & DC \text{ voltage (black level)} \\ V_{20} & DC \text{ voltage gain (pins 42-40)} \\ V_{20} & \text{voltage gain (pins 42-40)} \\ V_{20} & \text{voltage gain (pins 42-40)} \\ V_{20} & \text{voltage gain (pins 42-40)} \\ V_{20} & \text{charging current at pin 40} \\ V_{(peak-to-peak value)} \\ V_{20} & \text{charging current at pin 40} \\ V_{(peak-to-peak value)} \\ V_{20} & \text{voltage for insertion-on (HIGH)} \\ V_{20} & \text{input current (HIGH)} \\ V_{20} & \text{input current (HIGH)} \\ V_{20} & \text{voltage for video attenuation-on (HIGH)} \\ V_{20} & \text{input current (HIGH)} \\ V_{20} & \text{input current (LOW)} \\ V_{20} & \text{switchover delay time} \\ V_{20} & \text{input current (LOW)} \\ V_{20} & \text{switchover delay time} \\ V_{20} & \text{output voltage HIGH-level (pin 25)} \\ V_{20} & \text{output voltage HIGH-level (pin 25)} \\ V_{20} & \text{output voltage LIGH-level (pin 25)} \\ V_{20} & \text{output voltage LOW-level} \\ V_{20} & \text{duty factor (t}_{0}/T) \\ V_{20} & \text{voltage for data request on (HIGH)} \\ V_{20} & \text{voltage for data request-on (HIGH)} \\ V_{20} & voltage for data request$	ΔV_{VID}	video attenuation for internal signal	V ₃₉ = HIGH	_	6	_	dB
$\begin{array}{c} V_{40} & \text{DC voltage (black level)} \\ G_{\text{V}} & \text{voltage gain (pins 42-40)} \\ I_{\text{O-p}} & on the peak to peak$	External v	ideo insertion input and switching contro	ol	-			
$\begin{array}{cccccccccccccccccccccccccccccccccccc$	V _{i (p-p)}	input signal at pin 40 (peak-to-peak value)	$R_G \le 1 \text{ k}\Omega$	_	1	_	V
$ \begin{array}{cccccccccccccccccccccccccccccccccccc$	V ₄₀	DC voltage (black level)		_	2.9	_	V
$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	G _v	voltage gain (pins 42-40)		_	0	_	dB
Part	Z ₄₀	input impedance		10	_	_	kΩ
$ \begin{array}{cccccccccccccccccccccccccccccccccccc$	I _(p-p)			_	3	_	μΑ
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	В		–3 dB	8	_	_	
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	V ₃₈	voltage for insertion-on (HIGH)		3	_	V _P	V
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$		voltage for insertion-off (LOW)		0	_	1	V
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	I ₃₈	input current (HIGH)	V ₃₈ = 4 V	_	_	2	μΑ
$\begin{array}{c} V_{39} \\ V_{39} \\ \end{array} \begin{array}{c} \text{voltage for video attenuation-on (HIGH)} \\ \text{voltage for video attenuation-off (LOW)} \\ \end{array} \begin{array}{c} 0 \text{ dB video} \\ 0 \\ \end{array} \begin{array}{c} 0 \\ \end{array} \begin{array}{c} 3 \\ \end{array} \begin{array}{c} - \\ \end{array} \begin{array}{c} V_P \\ \end{array} \begin{array}{c} V \\ \end{array} \begin{array}{c} V \\ \end{array} \begin{array}{c} I_{39} \\ \end{array} \begin{array}{c} \text{input current (HIGH)} \\ \end{array} \begin{array}{c} V_{39} = 4 \text{ V} \\ \end{array} \begin{array}{c} - \\ \end{array} \begin{array}{c} 0 \\ \end{array} \begin{array}{c} \mu A \\ \end{array} \begin{array}{c} I_{39} \\ \end{array} \begin{array}{c} \text{input current (LOW)} \\ \end{array} \begin{array}{c} V_{39} = 1 \text{ V} \\ \end{array} \begin{array}{c} - \\ \end{array} \begin{array}{c} 0 \\ \end{array} \begin{array}{c} \mu A \\ \end{array} \begin{array}{c} V_P \\ \end{array} \begin{array}{c} V \\ \end{array} \begin{array}{c} V_P \\ \end{array} \begin{array}{$		input current (LOW)	V ₃₈ = 1 V	_	_	-10	μΑ
$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	t _d	switchover delay time		_	_	50	ns
$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	V ₃₉	voltage for video attenuation-on (HIGH)	-6 dB video	3	_	V _P	V
$\begin{array}{c ccccccccccccccccccccccccccccccccccc$		voltage for video attenuation-off (LOW)	0 dB video	0	_	1	V
$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	I ₃₉	input current (HIGH)	V ₃₉ = 4 V	_	_	2	μΑ
$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	I ₃₉	input current (LOW)	V ₃₉ = 1 V	_	_	-10	μΑ
$\begin{array}{c} V_{25} & \text{output voltage HIGH-level (pin 25)} \\ \text{output voltage LOW-level} & I_{25} = -0.5 \text{ mA} \\ I_{25} = 0.5 \text{ mA} \\ I$	t _d	switchover delay time		_	_	100	ns
$\begin{array}{cccccccccccccccccccccccccccccccccccc$	Data outpo	ut and data request input (pins 25 and 17)		•			
$\begin{array}{cccccccccccccccccccccccccccccccccccc$	V ₂₅	output voltage HIGH-level (pin 25)	$I_{25} = -0.5 \text{ mA}$	3.5	_	_	V
$\begin{array}{cccccccccccccccccccccccccccccccccccc$		output voltage LOW-level	I ₂₅ = 0.5 mA	_	_	0.8	V
$\begin{array}{cccccccccccccccccccccccccccccccccccc$	t _p	duty factor (t _p / T)		_	50	_	%
$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	t _r and t _f	rise and fall time	C _L = 22 pF	_	_	150	ns
$\begin{array}{cccccccccccccccccccccccccccccccccccc$	t _d	delay time		_	_	200	ns
Input current (HIGH) $V_{17} = 4 V$ $ 20 \mu A$ input current (LOW) $V_{17} = 1 V$ $ -$	V ₁₇			3	_	V _P	V
Input current (HIGH) $V_{17} = 4 V$ $ 20 \mu A$ input current (LOW) $V_{17} = 1 V$ $ -$		•			-	<u> </u>	V
input current (LOW) $V_{17} = 1 \text{ V}$ $ -100 \mu\text{A}$	I ₁₇	. , , ,	V ₁₇ = 4 V	_	_	20	μΑ
			1	_	_	-100	μΑ
	t _d	data delay time		_	-	200	-


SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
Composite	e sync output CS2 (referred to GND2, pin	43)	<u>'</u>		-	'
V ₄₆	sync output voltage (active HIGH)	$I_{46} = -0.5 \text{ mA}$	4	_	_	V
	sync output voltage at pin 46 (LOW)	$I_{46} = 0.5 \text{ mA}$	_	_	0.4	V
t _d	delay of positive going sync edge		_	-	300	ns
Δt_d	jitter of positive going sync edge		_	_	40	ns
t _r	rise time	C _{L 46} = 22 pF	_	_	150	ns
t _f	fall time	C _{L 46} = 22 pF	_	_	200	ns
Reference	e output voltage (referred to GND3, pin 28)					
V _{ref}	reference output voltage (pin 41)		_	1.6	_	V
R ₄₁	output resistance		_	_	5	kΩ
I _{ref}	output current (used for CCD reference)		_	_	±10	μА
dV ₄₁ /dV _P	supply voltage dependence		_	_	-20	dB
dV ₄₁	dependence of junction temperature	T _i = 20 to 120 °C	_	_	±30	mV


TEA7650H

APPLICATION INFORMATION










TEA7650H

PACKAGE OUTLINE

QFP48: plastic quad flat package; 48 leads (lead length 2.5 mm); body 10 x 10 x 1.75 mm

SOT196-1



Note

1. Plastic or metal protrusions of 0.25 mm maximum per side are not included.

OUTLINE	REFERENCES			EUROPEAN	ISSUE DATE	
VERSION	IEC	JEDEC	EIAJ		PROJECTION	ISSUE DATE
SOT196-1						92-11-17 95-02-04

TEA7650H

SOLDERING

Introduction

There is no soldering method that is ideal for all IC packages. Wave soldering is often preferred when through-hole and surface mounted components are mixed on one printed-circuit board. However, wave soldering is not always suitable for surface mounted ICs, or for printed-circuits with high population densities. In these situations reflow soldering is often used.

This text gives a very brief insight to a complex technology. A more in-depth account of soldering ICs can be found in our "IC Package Databook" (order code 9398 652 90011).

Reflow soldering

Reflow soldering techniques are suitable for all QFP packages.

The choice of heating method may be influenced by larger plastic QFP packages (44 leads, or more). If infrared or vapour phase heating is used and the large packages are not absolutely dry (less than 0.1% moisture content by weight), vaporization of the small amount of moisture in them can cause cracking of the plastic body. For more information, refer to the Drypack chapter in our "Quality Reference Handbook" (order code 9397 750 00192).

Reflow soldering requires solder paste (a suspension of fine solder particles, flux and binding agent) to be applied to the printed-circuit board by screen printing, stencilling or pressure-syringe dispensing before package placement.

Several techniques exist for reflowing; for example, thermal conduction by heated belt. Dwell times vary between 50 and 300 seconds depending on heating method. Typical reflow temperatures range from 215 to 250 $^{\circ}$ C.

Preheating is necessary to dry the paste and evaporate the binding agent. Preheating duration: 45 minutes at 45 $^{\circ}$ C.

Wave soldering

Wave soldering is **not** recommended for QFP packages. This is because of the likelihood of solder bridging due to closely-spaced leads and the possibility of incomplete solder penetration in multi-lead devices.

If wave soldering cannot be avoided, the following conditions must be observed:

- A double-wave (a turbulent wave with high upward pressure followed by a smooth laminar wave) soldering technique should be used.
- The footprint must be at an angle of 45° to the board direction and must incorporate solder thieves downstream and at the side corners.

Even with these conditions, do not consider wave soldering the following packages: QFP52 (SOT379-1), QFP100 (SOT317-1), QFP100 (SOT317-2), QFP100 (SOT382-1) or QFP160 (SOT322-1).

During placement and before soldering, the package must be fixed with a droplet of adhesive. The adhesive can be applied by screen printing, pin transfer or syringe dispensing. The package can be soldered after the adhesive is cured.

Maximum permissible solder temperature is 260 °C, and maximum duration of package immersion in solder is 10 seconds, if cooled to less than 150 °C within 6 seconds. Typical dwell time is 4 seconds at 250 °C.

A mildly-activated flux will eliminate the need for removal of corrosive residues in most applications.

Repairing soldered joints

Fix the component by first soldering two diagonally-opposite end leads. Use only a low voltage soldering iron (less than 24 V) applied to the flat part of the lead. Contact time must be limited to 10 seconds at up to 300 $^{\circ}$ C. When using a dedicated tool, all other leads can be soldered in one operation within 2 to 5 seconds between 270 and 320 $^{\circ}$ C.

TEA7650H

DEFINITIONS

Data sheet status				
Objective specification	This data sheet contains target or goal specifications for product development.			
Preliminary specification	This data sheet contains preliminary data; supplementary data may be published later.			
Product specification	This data sheet contains final product specifications.			

Limiting values

Limiting values given are in accordance with the Absolute Maximum Rating System (IEC 134). Stress above one or more of the limiting values may cause permanent damage to the device. These are stress ratings only and operation of the device at these or at any other conditions above those given in the Characteristics sections of the specification is not implied. Exposure to limiting values for extended periods may affect device reliability.

Application information

Where application information is given, it is advisory and does not form part of the specification.

LIFE SUPPORT APPLICATIONS

These products are not designed for use in life support appliances, devices, or systems where malfunction of these products can reasonably be expected to result in personal injury. Philips customers using or selling these products for use in such applications do so at their own risk and agree to fully indemnify Philips for any damages resulting from such improper use or sale.