

# **DSP Microcomputer**

ADSP-2184

## FEATURES

## **PERFORMANCE**

25 ns Instruction Cycle Time 40 MIPS Sustained Performance

Single-Cycle Instruction Execution Single-Cycle Context Switch

3-Bus Architecture Allows Dual Operand Fetches in Every Instruction Cycle

**Multifunction Instructions** 

Power-Down Mode Featuring Low CMOS Standby Power Dissipation with 200 Cycle Recovery from Power-Down Condition

Low Power Dissipation in Idle Mode

## **INTEGRATION**

ADSP-2100 Family Code Compatible, with Instruction Set Extensions

20K Bytes of On-Chip RAM, Configured as 4K Words On-Chip Program Memory RAM and 4K Words On-Chip Data Memory RAM

**Dual Purpose Program Memory for Both Instruction** and Data Storage

Independent ALU, Multiplier/Accumulator and Barrel Shifter Computational Units

Two Independent Data Address Generators
Powerful Program Sequencer Provides
Zero Overhead Looping Conditional Instruction
Execution

Programmable 16-Bit Interval Timer with Prescaler 100-Lead LQFP

## **SYSTEM INTERFACE**

16-Bit Internal DMA Port for High Speed Access to On-Chip Memory (Mode Selectable)

4 MByte Byte Memory Interface for Storage of Data Tables and Program Overlays (Made Selectable)

8-Bit DMA to Byte Memory for Transparent Program and Data Memory Transfers (Mode Selectable)

I/O Memory Interface with 2048 Locations Supports Parallel Peripherals (Mode Selectable)

Programmable Memory Strobe and Separate I/O Memory Space Permits "Glueless" System Design (Mode Selectable)

**Programmable Wait State Generation** 

Two Double-Buffered Serial Ports with Companding Hardware and Automatic Data Buffering


Automatic Booting of On-Chip Program Memory from Byte-Wide External Memory, e.g., EPROM, or Through Internal DMA Port

ICE-Port is a trademark of Analog Devices, Inc. All trademarks are the property of their respective holders.

### REV. 0

Information furnished by Analog Devices is believed to be accurate and reliable. However, no responsibility is assumed by Analog Devices for its use, nor for any infringements of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of Analog Devices.

## FUNCTIONAL BLOCK DIAGRAM



Six External Interrupts

13 Programmable Flag Pins Provide Flexible System Signaling

UART Emulation through Software SPORT Reconfiguration ICE-Port™ Emulator Interface Supports Debugging in Final Systems

## **GENERAL DESCRIPTION**

The ADSP-2184 is a single-chip microcomputer optimized for digital signal processing (DSP) and other high speed numeric processing applications.

The ADSP-2184 combines the ADSP-2100 family base architecture (three computational units, data address generators and a program sequencer) with two serial ports, a 16-bit internal DMA port, a byte DMA port, a programmable timer, Flag I/O, extensive interrupt capabilities and on-chip program and data memory.

The ADSP-2184 integrates 20K bytes of on-chip memory configured as 4K words (24-bit) of program RAM and 4K words (16-bit) of data RAM. Power-down circuitry is also provided to meet the low power needs of battery operated portable equipment. The ADSP-2184 is available in 100-lead LQFP package.

In addition, the ADSP-2184 supports instructions that include bit manipulations—bit set, bit clear, bit toggle, bit test— ALU constants, multiplication instruction (x squared), biased rounding, result free ALU operations, I/O memory transfers, and global interrupt masking for increased flexibility.

Fabricated in a high speed, double metal, low power, CMOS process, the ADSP-2184 operates with a 25 ns instruction cycle time. Every instruction can execute in a single processor cycle.

One Technology Way, P.O. Box 9106, Norwood, MA 02062-9106, U.S.A.
Tel: 781/329-4700 World Wide Web Site: http://www.analog.com
Fax: 781/326-8703 © Analog Devices, Inc., 1999

The ADSP-21xx family DSPs contain a shadow bank register that is useful for single cycle context switching of the processor.

The ADSP-2184's flexible architecture and comprehensive instruction set allow the processor to perform multiple operations in parallel. In one processor cycle the ADSP-2184 can:

- Generate the next program address
- Fetch the next instruction
- · Perform one or two data moves
- Update one or two data address pointers
- Perform a computational operation

This takes place while the processor continues to:

- · Receive and transmit data through the two serial ports
- · Receive or transmit data through the internal DMA port
- Receive or transmit data through the byte DMA port
- · Decrement timer

## **Development System**

The ADSP-2100 Family Development Software, a complete set of tools for software and hardware system development, supports the ADSP-2184. The System Builder provides a high level method for defining the architecture of systems under development. The Assembler has an algebraic syntax that is easy to program and debug. The Linker combines object files into an executable file. The Simulator provides an interactive instruction-level simulation with a reconfigurable user interface to display different portions of the hardware environment. A PROM Splitter generates PROM programmer compatible files. The C Compiler, based on the Free Software Foundation's GNU C Compiler, generates ADSP-2184 assembly source code. The source code debugger allows programs to be corrected in the C environment. The Runtime Library includes over 100 ANSI-standard mathematical and DSP-specific functions.

The EZ-KIT Lite is a hardware/software kit offering a complete development environment for the entire ADSP-21xx family: an ADSP-218x based evaluation board with PC monitor software plus Assembler, Linker, Simulator and PROM Splitter software. The ADSP-21xx EZ-KIT Lite is a low cost, easy to use hardware platform on which you can quickly get started with your DSP software design. The EZ-KIT Lite includes the following features:

- 33 MHz ADSP-2181
- Full 16-bit Stereo Audio I/O with AD1847 SoundPort<sup>®</sup> Codec
- RS-232 Interface to PC with Microsoft Windows<sup>®</sup> 3.1 Control Software
- EZ-ICE® Connector for Emulator Control
- DSP Demo Programs

The ADSP-218x EZ-ICE Emulator aids in the hardware debugging of an ADSP-2184 system. The emulator consists of hardware, host computer resident software, and the target board connector. The ADSP-2184 integrates on-chip emulation support with a 14-pin ICE-Port interface. This interface provides a simpler target board connection that requires fewer mechanical clearance considerations than other ADSP-2100 Family EZ-ICEs. The ADSP-2184 device need not be removed from the target system when using the EZ-ICE, nor are any adapters needed. Due to the small footprint of the EZ-ICE connector, emulation can be supported in final board designs.

SoundPort and EZ-ICE are registered trademarks of Analog Devices, Inc. Windows is a registered trademark of Microsoft Corporation.

The EZ-ICE performs a full range of functions, including:

- · In-target operation
- Up to 20 breakpoints
- Single-step or full-speed operation
- Registers and memory values can be examined and altered
- · PC upload and download functions
- Instruction-level emulation of program booting and execution
- Complete assembly and disassembly of instructions
- C source-level debugging

See Designing An EZ-ICE-Compatible Target System in the *ADSP-2100 Family EZ-Tools Manual* (ADSP-2181 sections), as well as the Target Board Connector for EZ-ICE Probe section of this data sheet, for the exact specifications of the EZ-ICE target board connector.

## **Additional Information**

This data sheet provides a general overview of ADSP-2184 functionality. For additional information on the architecture and instruction set of the processor, refer to the ADSP-2100 Family User's Manual, Third Edition. For more information about the development tools, refer to the ADSP-2100 Family Development Tools Data Sheet.

## ARCHITECTURE OVERVIEW

The ADSP-2184 instruction set provides flexible data moves and multifunction (one or two data moves with a computation) instructions. Every instruction can be executed in a single processor cycle. The ADSP-2184 assembly language uses an algebraic syntax for ease of coding and readability. A comprehensive set of development tools supports program development.




Figure 1. Block Diagram

Figure 1 is an overall block diagram of the ADSP-2184. The processor contains three independent computational units: the ALU, the multiplier/accumulator (MAC) and the shifter. The computational units process 16-bit data directly and have provisions to support multiprecision computations. The ALU performs a standard set of arithmetic and logic operations; division primitives are also supported. The MAC performs single-cycle multiply, multiply/add and multiply/subtract operations with 40 bits of accumulation. The shifter performs logical and arithmetic shifts, normalization, denormalization and derive exponent operations.

The shifter can be used to efficiently implement numeric format control including multiword and block floating-point representations.

The internal result (R) bus connects the computational units so the output of any unit may be the input of any unit on the next cycle.

A powerful program sequencer and two dedicated data address generators ensure efficient delivery of operands to these computational units. The sequencer supports conditional jumps, subroutine calls and returns in a single cycle. With internal loop counters and loop stacks, the ADSP-2184 executes looped code with zero overhead; no explicit jump instructions are required to maintain loops.

Two data address generators (DAGs) provide addresses for simultaneous dual operand fetches from data memory and program memory. Each DAG maintains and updates four address pointers. Whenever the pointer is used to access data (indirect addressing), it is post-modified by the value of one of four possible modify registers. A length value may be associated with each pointer to implement automatic modulo addressing for circular buffers.

Efficient data transfer is achieved with the use of five internal buses:

- Program Memory Address (PMA) Bus
- Program Memory Data (PMD) Bus
- Data Memory Address (DMA) Bus
- Data Memory Data (DMD) Bus
- · Result (R) Bus

The two address buses (PMA and DMA) share a single external address bus, allowing memory to be expanded off-chip, and the two data buses (PMD and DMD) share a single external data bus. Byte memory space and I/O memory space also share the external buses.

Program memory can store both instructions and data, permitting the ADSP-2184 to fetch two operands in a single cycle, one from program memory and one from data memory. The ADSP-2184 can fetch an operand from program memory and the next instruction in the same cycle.

When configured in host mode, the ADSP-2184 has a 16-bit Internal DMA port (IDMA port) for connection to external systems. The IDMA port is made up of 16 data/address pins and five control pins. The IDMA port provides transparent, direct access to the DSPs on-chip program and data RAM.

An interface to low cost byte-wide memory is provided by the Byte DMA port (BDMA port). The BDMA port is bidirectional and can directly address up to four megabytes of external RAM or ROM for off-chip storage of program overlays or data tables.

The byte memory and I/O memory space interface supports slow memories and I/O memory-mapped peripherals with programmable wait state generation. External devices can gain control of external buses with bus request/grant signals  $(\overline{BR}, \overline{BGH})$  and  $\overline{BG}$ . One execution mode (Go Mode) allows the ADSP-2184 to continue running from on-chip memory. Normal execution mode requires the processor to halt while buses are granted.

The ADSP-2184 can respond to eleven interrupts. There are up to six external interrupts (one edge-sensitive, two level-sensitive and three configurable) and seven internal interrupts generated by the timer, the serial ports (SPORTs), the Byte DMA port and the power-down circuitry. There is also a master RESET signal. The two serial ports provide a complete synchronous serial interface with optional companding in hardware and a

wide variety of framed or frameless data transmit and receive modes of operation.

Each port can generate an internal programmable serial clock or accept an external serial clock.

The ADSP-2184 provides up to 13 general-purpose flag pins. The data input and output pins on SPORT1 can be alternatively configured as an input flag and an output flag. In addition, eight flags are programmable as inputs or outputs, and three flags are always outputs.

A programmable interval timer generates periodic interrupts. A 16-bit count register (TCOUNT) decrements every n processor cycle, where n is a scaling value stored in an 8-bit register (TSCALE). When the value of the count register reaches zero, an interrupt is generated and the count register is reloaded from a 16-bit period register (TPERIOD).

#### **Serial Ports**

The ADSP-2184 incorporates two complete synchronous serial ports (SPORT0 and SPORT1) for serial communications and multiprocessor communication.

Here is a brief list of the capabilities of the ADSP-2184 SPORTs. For additional information on Serial Ports, refer to the *ADSP-2100 Family User's Manual, Third Edition.* 

- SPORTs are bidirectional and have a separate, double-buffered transmit and receive section.
- SPORTs can use an external serial clock or generate their own serial clock internally.
- SPORTs have independent framing for the receive and transmit sections. Sections run in a frameless mode or with frame synchronization signals internally or externally generated.
   Frame sync signals are active high or inverted, with either of two pulsewidths and timings.
- SPORTs support serial data word lengths from 3 to 16 bits and provide optional A-law and μ-law companding according to CCITT recommendation G.711.
- SPORT receive and transmit sections can generate unique interrupts on completing a data word transfer.
- SPORTs can receive and transmit an entire circular buffer of data with only one overhead cycle per data word. An interrupt is generated after a data buffer transfer.
- SPORT0 has a multichannel interface to selectively receive and transmit a 24- or 32-word, time-division multiplexed, serial bitstream.
- SPORT1 can be configured to have two external interrupts (IRQ0 and IRQ1) and the Flag In and Flag Out signals. The internally generated serial clock may still be used in this configuration.

## PIN DESCRIPTIONS

The ADSP-2184 is available in a 100-lead LQFP package. In order to maintain maximum functionality and reduce package size and pin count, some serial port, programmable flag, interrupt and external bus pins have dual, multiplexed functionality. The external bus pins are configured during RESET only, while serial port pins are software configurable during program execution. Flag and interrupt functionality is retained concurrently on multiplexed pins. In cases where pin functionality is reconfigurable, the default state is shown in plain text; alternate functionality is shown in italics.

## Common-Mode Pins

	#	Input/	
Pin	of	Out-	
Name(s)	Pins	put	Function
RESET	1	I	Processor Reset Input
$\overline{BR}$	1	I	Bus Request Input
$\overline{\mathrm{BG}}$	1	0	Bus Grant Output
$\overline{\text{BGH}}$	1	0	Bus Grant Hung Output
<del>DMS</del>	1	0	Data Memory Select Output
<u>PMS</u>	1	0	Program Memory Select Output
<b>IOMS</b>	1	0	I/O Memory Select Output
$\overline{\mathrm{BMS}}$	1	0	Byte Memory Select Output
<u>CMS</u>	1	0	Combined Memory Select Output
$\overline{\text{RD}}$	1	0	Memory Read Enable Output
$\overline{WR}$	1	0	Memory Write Enable Output
ĪRQ2/	1	I	Edge- or Level-Sensitive
			Interrupt Request <sup>1</sup>
<i>PF7</i>		I/O	Programmable I/O Pin
IRQL0/	1	I I/O	Level-Sensitive Interrupt Requests <sup>1</sup>
PF5	,		Programmable I/O Pin
IRQL1/ PF6	1	I I/O	Level-Sensitive Interrupt Requests <sup>1</sup> Programmable I/O Pin
TRQE/	1	I	Edge-Sensitive Interrupt Requests <sup>1</sup>
PF4	1	I/O	Programmable I/O Pin
PF3	1	I/O	Programmable I/O Pin
Mode C/	1	I	Mode Select Input—Checked
112040 3/	•	_	only During RESET
PF2		I/O	Programmable I/O Pin During
			Normal Operation
Mode B/	1	I	Mode Select Input—Checked
PF1		I/O	only During RESET
FF1		1/0	Programmable I/O Pin During Normal Operation
Mode A/	1	ī	Mode Select Input—Checked
Wode II	1	1	only During RESET
PF0		I/O	Programmable I/O Pin During
			Normal Operation
CLKIN, XTAL	2	I	Clock or Quartz Crystal Input
CLKOUT	1	0	Processor Clock Output
SPORT0	5	I/O	Serial Port I/O Pins
SPORT1/	5	I/O	Serial Port I/O Pins
IRQ1:0			Edge- or Level-Sensitive Interrupts,
$\frac{\text{FI, FO}}{\text{PWD}}$	,	_	Flag In, Flag Out <sup>2</sup>
	1	I	Power-Down Control Input
PWDACK	1	0	Power-Down Control Output
FL0, FL1, FL2	3	0	Output Flags
V <sub>DD</sub> and GND	16	I	Power and Ground
EZ-Port	9	I/O	For Emulation Use

### NOTES

## **Memory Interface Pins**

The ADSP-2184 processor can be used in one of two modes: Full Memory Mode, which allows BDMA operation with full external overlay memory and I/O capability, or Host Mode, which allows IDMA operation with limited external addressing capabilities. The operating mode is determined by the state of the Mode C pin during RESET and cannot be changed while the processor is running.

Full Memory Mode Pins (Mode C = 0)

Pin Name	# of Pins	Input/ Output	Function
A13:0	14	О	Address Output Pins for Program, Data, Byte and I/O Spaces
D23:0	24	I/O	Data I/O Pins for Program, Data, Byte and I/O Spaces (8 MSBs Are Also Used as Byte Memory Addresses)

## Host Mode Pins (Mode C = 1)

Pin Name	# of Pins	Input/ Output	Function
IAD15:0	16	I/O	IDMA Port Address/Data Bus
A0	1	O	Address Pin for External I/O, Program, Data, or Byte Access
D23:8	16	I/O	Data I/O Pins for Program, Data Byte and I/O Spaces
<b>IWR</b>	1	I	IDMA Write Enable
ĪRD	1	I	IDMA Read Enable
IAL	1	I	IDMA Address Latch Pin
ĪS	1	I	IDMA Select
<b>IACK</b>	1	O	IDMA Port Acknowledge

In Host Mode, external peripheral addresses can be decoded using the A0,  $\overline{BMS}$ ,  $\overline{CMS}$ ,  $\overline{PMS}$ ,  $\overline{DMS}$ , and  $\overline{IOMS}$  signals.

## **Setting Memory Mode**

Memory Mode selection for the ADSP-2184 is made during chip reset through the use of the Mode C pin. This pin is multiplexed with the DSP's PF2 pin, so care must be taken in how the mode selection is made. The two methods for selecting the value of Mode C are passive and active.

Passive configuration involves the use a pull-up or pull-down resistor connected to the Mode C pin. To minimize power consumption, or if the PF2 pin is to be used as an output in the DSP application, a weak pull-up or pull-down, on the order of  $100~k\Omega$ , can be used. This value should be sufficient to pull the pin to the desired level and still allow the pin to operate as a programmable flag output without undue strain on the processor's output driver. For minimum power consumption during power-down, reconfigure PF2 to be an input, as the pull-up or pull-down will hold the pin in a known state, and will not switch.

Active configuration involves the use of a three-stateable external driver connected to the Mode C pin. A driver's output enable should be connected to the DSP's RESET signal such that it only drives the PF2 pin when RESET is active (low). After RESET is deasserted, the driver should three-state, thus allowing full use of the PF2 pin as either an input or output.

<sup>&</sup>lt;sup>1</sup>Interrupt/Flag pins retain both functions concurrently. If IMASK is set to enable the corresponding interrupts, the DSP will vector to the appropriate interrupt vector address when the pin is asserted, either by external devices or set as a programmable flag.

<sup>&</sup>lt;sup>2</sup>SPORT configuration determined by the DSP System Control Register. Software configurable.

To minimize power consumption during power-down, configure the programmable flag as an output when connected to a threestated buffer. This ensures that the pin will be held at a constant level and not oscillate should the three-state driver's level hover around the logic switching point.

## Interrupts

The interrupt controller allows the processor to respond to the eleven possible interrupts and reset with minimum overhead. The ADSP-2184 provides four dedicated external interrupt input pins,  $\overline{IRQ2}$ ,  $\overline{IRQL0}$ ,  $\overline{IRQL1}$  and  $\overline{IRQE}$  (shared with the PF7:4 pins). In addition, SPORT1 may be reconfigured for  $\overline{IRQ0}$ ,  $\overline{IRQ1}$ , FLAG\_IN and FLAG\_OUT, for a total of six external interrupts. The ADSP-2184 also supports internal interrupts from the timer, the byte DMA port, the two serial ports, software and the power-down control circuit. The interrupt levels are internally prioritized and individually maskable (except power-down and  $\overline{RESET}$ ). The  $\overline{IRQ2}$ ,  $\overline{IRQ0}$  and  $\overline{IRQ1}$  input pins can be programmed to be either level- or edge-sensitive.  $\overline{IRQL0}$  and  $\overline{IRQL1}$  are level-sensitive and  $\overline{IRQE}$  is edge-sensitive. The priorities and vector addresses of all interrupts are shown in Table I.

Table I. Interrupt Priority & Interrupt Vector Addresses

Source Of Interrupt	Interrupt Vector Address (Hex)
Reset (or Power-Up with	
PUCR = 1)	0000 (Highest Priority)
Power-Down (Nonmaskable)	002C
ĪRQ2	0004
ĪRQL1	0008
TRQL0	000C
SPORT0 Transmit	0010
SPORT0 Receive	0014
ĪRQĒ	0018
BDMA Interrupt	001C
SPORT1 Transmit or IRQ1	0020
SPORT1 Receive or IRQ0	0024
Timer	0028 (Lowest Priority)

Interrupt routines can either be nested, with higher priority interrupts taking precedence, or processed sequentially. Interrupts can be masked or unmasked with the IMASK register. Individual interrupt requests are logically ANDed with the bits in IMASK; the highest priority unmasked interrupt is then selected. The power-down interrupt is nonmaskable.

The ADSP-2184 masks all interrupts for one instruction cycle following the execution of an instruction that modifies the IMASK register. This does not affect serial port autobuffering or DMA transfers.

The interrupt control register, ICNTL, controls interrupt nesting and defines the  $\overline{IRQ0}$ ,  $\overline{IRQ1}$  and  $\overline{IRQ2}$  external interrupts to be either edge- or level-sensitive. The  $\overline{IRQE}$  pin is an external edge-sensitive interrupt and can be forced and cleared. The  $\overline{IRQL0}$  and  $\overline{IRQL1}$  pins are external level-sensitive interrupts.

The IFC register is a write-only register used to force and clear interrupts.

On-chip stacks preserve the processor status and are automatically maintained during interrupt handling. The stacks are twelve levels deep to allow interrupt, loop and subroutine nesting.

The following instructions allow global enable or disable servicing of the interrupts (including power-down), regardless of the state of IMASK. Disabling the interrupts does not affect serial port autobuffering or DMA.

ENA INTS;

DIS INTS;

When the processor is reset, interrupt servicing is enabled.

### LOW POWER OPERATION

The ADSP-2184 has three low power modes that significantly reduce the power dissipation when the device operates under standby conditions. These modes are:

- Power-Down
- Idle
- Slow Idle

The CLKOUT pin may also be disabled to reduce external power dissipation.

## Power-Down

The ADSP-2184 processor has a low power feature that lets the processor enter a very low power dormant state through hardware or software control. Following is a brief list of power-down features. Refer to the ADSP-2100 Family User's Manual, Third Edition, "System Interface" chapter, for detailed information about the power-down feature.

- Quick recovery from power-down. The processor begins executing instructions in as few as 200 CLKIN cycles.
- Support for an externally generated TTL or CMOS processor clock. The external clock can continue running during power-down without affecting the lowest power rating and 200 CLKIN cycle recovery.
- Support for crystal operation includes disabling the oscillator to save power (the processor automatically waits approximately 4096 CLKIN cycles for the crystal oscillator to start or stabilize), and letting the oscillator run to allow 200 CLKIN cycle start-up.
- Power-down is initiated by either the power-down pin (\overline{PWD}) or the software power-down force bit.
- Interrupt support allows an unlimited number of instructions to be executed before optionally powering down. The powerdown interrupt also can be used as a nonmaskable, edgesensitive interrupt.
- Context clear/save control allows the processor to continue where it left off or start with a clean context when leaving the power-down state.
- The RESET pin also can be used to terminate power-down.
- Power-down acknowledge pin indicates when the processor has entered power-down.

#### Idle

When the ADSP-2184 is in the Idle Mode, the processor waits indefinitely in a low power state until an interrupt occurs. When an unmasked interrupt occurs, it is serviced; execution then continues with the instruction following the IDLE instruction. In Idle mode IDMA, BDMA and autobuffer cycle steals still occur.

### Slow Idle

The IDLE instruction is enhanced on the ADSP-2184 to let the processor's internal clock signal be slowed, further reducing power consumption. The reduced clock frequency, a programmable fraction of the normal clock rate, is specified by a selectable divisor given in the IDLE instruction. The format of the instruction is

## IDLE(n);

where n = 16, 32, 64 or 128. This instruction keeps the processor fully functional, but operating at the slower clock rate. While it is in this state, the processor's other internal clock signals, such as SCLK, CLKOUT and timer clock, are reduced by the same ratio. The default form of the instruction, when no clock divisor is given, is the standard IDLE instruction.

When the *IDLE* (n) instruction is used, it effectively slows down the processor's internal clock and thus its response time to incoming interrupts. The one-cycle response time of the standard idle state is increased by n, the clock divisor. When an enabled interrupt is received, the ADSP-2184 will remain in the idle state for up to a maximum of n processor cycles (n = 16, 32, 64 or 128) before resuming normal operation.

When the IDLE (n) instruction is used in systems that have an externally generated serial clock (SCLK), the serial clock rate may be faster than the processor's reduced internal clock rate. Under these conditions, interrupts must not be generated at a faster rate than can be serviced, due to the additional time the processor takes to come out of the idle state (a maximum of n processor cycles).

## **SYSTEM INTERFACE**

Figure 2 shows typical basic system configurations with the ADSP-2184, two serial devices, a byte-wide EPROM and optional external program and data overlay memories (mode selectable). Programmable wait state generation allows the processor to connect easily to slow peripheral devices. The ADSP-2184 also provides four external interrupts and two serial ports or six external interrupts and one serial port. Host Memory Mode allows access to the full external data bus, but limits addressing to a single address bit (A0). Additional system peripherals can be added in this mode through the use of external hardware to generate and latch address signals.




Figure 2. Basic System Configuration

## **Clock Signals**

The ADSP-2184 can be clocked by either a crystal or a TTL-compatible clock signal.

The CLKIN input cannot be halted, changed during operation or operated below the specified frequency during normal operation. The only exception is while the processor is in the power-down state. For additional information, refer to Chapter 9, *ADSP-2100 Family User's Manual, Third Edition*, for detailed information on this power-down feature.

If an external clock is used, it should be a TTL-compatible signal running at half the instruction rate. The signal is connected to the processor's CLKIN input. When an external clock is used, the XTAL input must be left unconnected.

The ADSP-2184 uses an input clock with a frequency equal to half the instruction rate; a 20.00 MHz input clock yields a 25 ns processor cycle (which is equivalent to 40 MHz). Normally, instructions are executed in a single processor cycle. All device timing is relative to the internal instruction clock rate, which is indicated by the CLKOUT signal when enabled.

Because the ADSP-2184 includes an on-chip oscillator circuit, an external crystal may be used. The crystal should be connected across the CLKIN and XTAL pins, with two capacitors connected as shown in Figure 3. Capacitor values are dependent on crystal type and should be specified by the crystal manufacturer. A parallel-resonant, fundamental frequency, microprocessor-grade crystal should be used.

A clock output (CLKOUT) signal is generated by the processor at the processor's cycle rate. This can be enabled and disabled by the CLKODIS bit in the SPORT0 Autobuffer Control Register.




Figure 3. External Crystal Connections

### Reset

The  $\overline{\text{RESET}}$  signal initiates a master reset of the ADSP-2184. The  $\overline{\text{RESET}}$  signal must be asserted during the power-up sequence to assure proper initialization.  $\overline{\text{RESET}}$  during initial power-up must be held long enough to allow the internal clock to stabilize. If  $\overline{\text{RESET}}$  is activated any time after power-up, the clock continues to run and does not require stabilization time.

The power-up sequence is defined as the total time required for the crystal oscillator circuit to stabilize after a valid  $V_{DD}$  is applied to the processor, and for the internal phase-locked loop (PLL) to lock onto the specific crystal frequency. A minimum of 2000 CLKIN cycles ensures that the PLL has locked, but does not include the crystal oscillator start-up time. During this power-up sequence the  $\overline{RESET}$  signal should be held low. On any subsequent resets, the  $\overline{RESET}$  signal must meet the minimum pulsewidth specification,  $t_{RSP}$ .

The RESET input contains some hysteresis; however, if you use an RC circuit is used to generate your RESET signal, the use of an external Schmidt trigger is recommended.

The master reset sets all internal stack pointers to the empty stack condition, masks all interrupts and clears the MSTAT register. When  $\overline{RESET}$  is released, if there is no pending bus request and the chip is configured for booting, the boot-loading sequence is performed. The first instruction is fetched from on-chip program memory location 0x0000 once boot loading completes. In an EZ-ICE-compatible system  $\overline{RESET}$  and  $\overline{ERESET}$  have the same functionality. For complete information, see Designing an EZ-ICE-Compatible Systems section.

## **MEMORY ARCHITECTURE**

The ADSP-2184 provides a variety of memory and peripheral interface options. The key functional groups are Program Memory, Data Memory, Byte Memory and I/O.

**Program Memory (Full Memory Mode)** is a 24-bit-wide space for storing both instruction opcodes and data. The ADSP-2184 has 4K words of Program Memory RAM on chip, and the capability of accessing up to two 8K external memory overlay spaces using the external data bus. Both an instruction opcode and a data value can be read from on-chip program memory in a single cycle.

**Data Memory (Full Memory Mode)** is a 16-bit-wide space used for the storage of data variables and for memory-mapped control registers. The ADSP-2184 has 4K words on Data Memory RAM on chip. Support also exists for up to two 8K external memory overlay spaces through the external data bus.

Byte Memory (Full Memory Mode) provides access to an 8-bit wide memory space through the Byte DMA (BDMA) port. The Byte Memory interface provides access to 4 MBytes of memory by utilizing eight data lines as additional address lines. This gives the BDMA Port an effective 22-bit address range. On power-up, the DSP can automatically load bootstrap code from byte memory.

**I/O Space (Full Memory Mode)** allows access to 2048 locations of 16-bit-wide data. It is intended to be used to communicate with parallel peripheral devices such as data converters and external registers or latches.

## **Program Memory**

The ADSP-2184 contains  $4K \times 24$  of on-chip program RAM. The on-chip program memory is designed to allow up to two accesses each cycle so that all operations can complete in a single cycle. In addition, the ADSP-2184 allows the use of 8K external memory overlays.

The program memory space organization is controlled by the Mode B pin and the PMOVLAY register. Normally, the ADSP-2184 is configured with Mode B=0 and program memory organized as shown in Figure 4.

PROGRAM MEMORY	ADDRESS
EXTERNAL 8K (PMOVLAY = 1 or 2, MODE B = 0)	0x3FFF
,	0x2000
RESERVED MEMORY RANGE	0x1FFF 0x1000
4K INTERNAL	0x0FFF
	0x0000

Figure 4. Program Memory (Mode B = 0)

When PMOVLAY is set to 1 or 2, external accesses occur at addresses 0x2000 through 0x3FFF. The external address is generated as shown in Table II.

Table II.

<b>PMOVLAY</b>	Memory	A13	A12:0
0	Internal External	Not Applicable	Not Applicable 13 LSBs of Address
•	Overlay 1	0	Between 0x2000 and 0x3FFF
2	External Overlay 2	1	13 LSBs of Address Between 0x2000 and 0x3FFF

NOTE: Addresses 0x2000 through 0x3FFF should not be accessed when PMOVLAY = 0.

This organization provides for two external 8K overlay segments using only the normal 14 address bits, which allows for simple program overlays using one of the two external segments in place of the on-chip memory. Care must be taken in using this overlay space in that the processor core (i.e., the sequencer) does not take into account the PMOVLAY register value. For example, if a loop operation is occurring on one of the external overlays and the program changes to another external overlay or internal memory, an incorrect loop operation could occur. In addition, care must be taken in interrupt service routines as the overlay registers are not automatically saved and restored on the processor mode stack.

When Mode B = 1, booting is disabled and overlay memory is disabled the 4K internal PM cannot be accessed with MODE B = 1. Figure 5 shows the memory map in this configuration.

PROGRAM MEMORY	ADDRESS
RESERVED	0x3FFF
	0x2000
8K EXTERNAL	0x1FFF
	0x0000

Figure 5. Program Memory (Mode B = 1)

## **Data Memory**

The ADSP-2184 has 4K 16-bit words of internal data memory. In addition, the ADSP-2184 allows the use of 8K external memory overlays. Figure 6 shows the organization of the data memory.

DATA MEMORY	ADDRESS
32 MEMORY-	0x3FFF
MAPPED REGISTERS	
	0x3FEO
4064	0x3FDF
RESERVED	
WORDS	0x3000
	0x2FFF
INTERNAL 4K WORDS	
4K WOKD3	0x2000
	0x1FFF
EXTERNAL 8K	
(DMOVLAY = 1, 2)	0.,0000
	0x0000

Figure 6. Data Memory

There are 4K words of memory accessible internally when the DMOVLAY register is set to 0. When DMOVLAY is set to 1 or 2, external accesses occur at addresses 0x0000 through 0x1FFF. The external address is generated as shown in Table III.

Table III.

DMOVLAY	Memory	A13	A12:0
0	Internal	Not Applicable	Not Applicable
1	External Overlay 1	0	13 LSBs of Address Between 0x0000 and 0x1FFF
2	External Overlay 2	1	13 LSBs of Address Between 0x0000 and 0x1FFF

This organization allows for two external 8K overlays using only the normal 14 address bits. All internal accesses complete in one cycle. Accesses to external memory are timed using the wait states specified by the DWAIT register.

## I/O Space (Full Memory Mode)

The ADSP-2184 supports an additional external memory space called I/O space. This space is designed to support simple connections to peripherals or to bus interface ASIC data registers. I/O space supports 2048 locations. The lower eleven bits of the external address bus are used; the upper three bits are undefined. Two instructions were added to the core ADSP-2100 Family instruction set to read from and write to I/O memory space. The I/O space also has four dedicated three-bit wait state registers, IOWAIT0-3, that specify up to seven wait states to be automatically generated for each of four regions. The wait states act on address ranges as shown in Table IV.

Table IV.

Address Range	Wait State Register
0x000-0x1FF	IOWAIT0
0x200-0x3FF	IOWAIT1
0x400-0x5FF	IOWAIT2
0x600-0x7FF	IOWAIT3

## Composite Memory Select (CMS)

The ADSP-2184 has a programmable memory select signal that is useful for generating memory select signals for memories mapped to more than one space. The  $\overline{CMS}$  signal is generated to have the same timing as each of the individual memory select signals ( $\overline{PMS}$ ,  $\overline{DMS}$ ,  $\overline{DMS}$ ,  $\overline{IOMS}$ ), but can combine their functionality.

Each bit in the CMSSEL register, when set, causes the  $\overline{CMS}$  signal to be asserted when the selected memory select is asserted. For example, to use a 32K word memory to act as both program and data memory, set the  $\overline{PMS}$  and  $\overline{DMS}$  bits in the CMSSEL register and use the  $\overline{CMS}$  pin to drive the chip select of the memory and use either  $\overline{DMS}$  or  $\overline{PMS}$  as the additional address bit.

The  $\overline{\text{CMS}}$  pin functions as the other memory select signals, with the same timing and bus request logic. A 1 in the enable bit causes the assertion of the  $\overline{\text{CMS}}$  signal at the same time as the selected memory select signal. All enable bits, except the  $\overline{\text{BMS}}$  bit, default to 1 at reset.

## Byte Memory

The byte memory space is a bidirectional, 8-bit-wide, external memory space used to store programs and data. Byte memory is accessed using the BDMA feature. The byte memory space consists of 256 pages, each of which is  $16K \times 8$ .

The byte memory space on the ADSP-2184 supports read and write operations as well as four different data formats. The byte memory uses data bits 15:8 for data. The byte memory uses data bits 23:16 and address bits 13:0 to create a 22-bit address. This allows up to a 4  $meg \times 8$  (32 megabit) ROM or RAM to be used without glue logic. All byte memory accesses are timed by the BMWAIT register.

## Byte Memory DMA (BDMA, Full Memory Mode)

The Byte memory DMA controller allows loading and storing of program instructions and data using the byte memory space. The BDMA circuit is able to access the byte memory space while the processor is operating normally and steals only one DSP cycle per 8-, 16- or 24-bit word transferred.

The BDMA circuit supports four different data formats that are selected by the BTYPE register field. The appropriate number of 8-bit accesses is done from the byte memory space to build the word size selected. Table V shows the data formats supported by the BDMA circuit.

Table V.

ВТҮРЕ	Internal Memory Space	Word Size	Alignment
00	Program Memory	24	Full Word
01	Data Memory	16	Full Word
10	Data Memory	8	MSBs
11	Data Memory	8	LSBs

Unused bits in the 8-bit data memory formats are filled with 0s. The BIAD register field is used to specify the starting address for the on-chip memory involved with the transfer. The 14-bit BEAD register specifies the starting address for the external byte memory space. The 8-bit BMPAGE register specifies the starting page for the external byte memory space. The BDIR register field selects the direction of the transfer. The 14-bit BWCOUNT register specifies the number of DSP words to transfer and initiates the BDMA circuit transfers.

BDMA accesses can cross page boundaries during sequential addressing. A BDMA interrupt is generated on the completion of the number of transfers specified by the BWCOUNT register. The BWCOUNT register is updated after each transfer so it can be used to check the status of the transfers. When it reaches zero, the transfers have finished and a BDMA interrupt is generated. The BMPAGE and BEAD registers must not be accessed by the DSP during BDMA operations.

The source or destination of a BDMA transfer will always be on-chip program or data memory, regardless of the values of Mode B, PMOVLAY or DMOVLAY.

When the BWCOUNT register is written with a nonzero value, the BDMA circuit starts executing byte memory accesses with wait states set by BMWAIT. These accesses continue until the count reaches zero. When enough accesses have occurred to create a destination word, it is transferred to or from on-chip memory. The transfer takes one DSP cycle. DSP accesses to external memory have priority over BDMA byte memory accesses.

The BDMA Context Reset bit (BCR) controls whether the processor is held off while the BDMA accesses are occurring. Setting the BCR bit to 0 allows the processor to continue operations. Setting the BCR bit to 1 causes the processor to stop execution while the BDMA accesses are occurring, to clear the context of the processor and start execution at address 0 when the BDMA accesses have completed.

Internal Memory DMA Port (IDMA Port; Host Memory Mode) The IDMA Port provides an efficient means of communication between a host system and the ADSP-2184. The port is used to access the on-chip program memory and data memory of the DSP with only one DSP cycle per word overhead. The IDMA port cannot, however, be used to write to the DSP's memory-mapped control registers.

The IDMA port has a 16-bit multiplexed address and data bus and supports 24-bit program memory. The IDMA port is completely asynchronous and can be written to while the ADSP-2184 is operating at full speed.

The DSP memory address is latched and then automatically incremented after each IDMA transaction. An external device can therefore access a block of sequentially addressed memory by specifying only the starting address of the block. This increases throughput as the address does not have to be sent for each memory access.

IDMA Port access occurs in two phases. The first is the IDMA Address Latch cycle. When the acknowledge is asserted, a 14-bit address and 1-bit destination type can be driven onto the bus by an external device. The address specifies an on-chip memory location, the destination type specifies whether it is a DM or PM access. The falling edge of the IDMA address latch signal  $(\overline{IAL})$  or the missing edge of the IDMA select signal  $(\overline{IS})$  latches this value into the IDMAA register.

Once the address is stored, data can then either be read from or written to the ADSP-2184's on-chip memory. Asserting the select line  $(\overline{IS})$  and the appropriate read or write line  $(\overline{IRD})$  and  $\overline{IWR}$  respectively) signals the ADSP-2184 that a particular transaction is required. In either case, there is a one-processor-cycle delay for synchronization. The memory access consumes one additional processor cycle.

Once an access has occurred, the latched address is automatically incremented and another access can occur.

Through the IDMAA register, the DSP can also specify the starting address and data format for DMA operation.

## **Bootstrap Loading (Booting)**

The ADSP-2184 has two mechanisms to allow automatic loading of the internal program memory after reset. The method for booting is controlled by the Mode A, B and C configuration bits as shown in Table VI. These four states can be compressed into two-state bits by allowing an IDMA boot with Mode C = 1. However, three bits are used to ensure future compatibility with parts containing internal program memory ROM.

#### BDMA Booting

When the MODE pins specify BDMA booting, the ADSP-2184 initiates a BDMA boot sequence when RESET is released.

Table VI. Boot Summary Table

MODE C	MODE B	MODE A	<b>Booting Method</b>
0	0	0	BDMA feature is used to load the first 32 program memory words from the byte memory space. Program execution is held off until all 32 words have been loaded. Chip is config- ured in Full Memory Mode.
0	1	0	No Automatic boot operations occur. Program execution starts at external memory location 0. Chip is configured in Full Memory Mode. BDMA can still be used but the processor does not automatically use or wait for these operations.
1	0	0	BDMA feature is used to load the first 32 program memory words from the byte memory space. Program execution is held off until all 32 words have been loaded. Chip is configured in Host Mode. Additional interface hardware is required.
1	0	1	IDMA feature is used to load any internal memory as desired. Program execution is held off until internal program memory location 0 is written to. Chip is configured in Host Mode.

The BDMA interface is set up during reset to the following defaults when BDMA booting is specified: the BDIR, BMPAGE, BIAD and BEAD registers are set to 0; the BTYPE register is set to 0 to specify program memory 24-bit words; and the BWCOUNT register is set to 32. This causes 32 words of onchip program memory to be loaded from byte memory. These 32 words are used to set up the BDMA to load in the remaining program code. The BCR bit is also set to 1, which causes program execution to be held off until all 32 words are loaded into on-chip program memory. Execution then begins at address 0.

The IDLE instruction can also be used to allow the processor to hold off execution while booting continues through the BDMA interface. For BDMA accesses while in Host Mode, the addresses to boot memory must be constructed externally to the ADSP-2184. The only memory address bit provided by the processor is A0.

## IDMA Port Booting

The ADSP-2184 can also boot programs through its Internal DMA port. If Mode C = 1, Mode B = 0, and Mode A = 1, the ADSP-2184 boots from the IDMA port. The IDMA feature can load as much on-chip memory as desired. Program execution is held off until on-chip program memory location 0 is written to.

## **Bus Request and Bus Grant**

The ADSP-2184 can relinquish control of the data and address buses to an external device. When the external device requires access to memory, it asserts the bus request  $(\overline{BR})$  signal. If the ADSP-2184 is not performing an external memory access, it responds to the active BR input in the following processor cycle by:

- Three-stating the data and address buses and the PMS, DMS, BMS, CMS, IOMS, RD, WR output drivers,
- Asserting the bus grant  $(\overline{BG})$  signal, and
- Halting program execution.

If Go Mode is enabled, the ADSP-2184 will not halt program execution until it encounters an instruction that requires an external memory access.

If the ADSP-2184 is performing an external memory access when the external device asserts the  $\overline{BR}$  signal, it will not three-state the memory interfaces or assert the  $\overline{BG}$  signal until the processor cycle after the access completes. The instruction does not need to be completed when the bus is granted. If a single instruction requires two external memory accesses, the bus will be granted between the two accesses.

When the  $\overline{BR}$  signal is released, the processor releases the  $\overline{BG}$  signal, reenables the output drivers and continues program execution from the point at which it stopped.

The bus request feature operates at all times, including when the processor is booting and when RESET is active.

The  $\overline{BGH}$  pin is asserted when the ADSP-2184 is ready to execute an instruction but is stopped because the external bus is already granted to another device. The other device can release the bus by deasserting bus request. Once the bus is released, the ADSP-2184 deasserts  $\overline{BG}$  and  $\overline{BGH}$  and executes the external memory access.

## Flag I/O Pins

The ADSP-2184 has eight general purpose programmable input/output flag pins. They are controlled by two memory mapped registers. The PFTYPE register determines the direction, 1 = output and 0 = input. The PFDATA register is used to read and write the values on the pins. Data being read from a pin configured as an input is synchronized to the ADSP-2184's clock. Bits that are programmed as outputs will read the value being output. The PF pins default to input during reset.

In addition to the programmable flags, the ADSP-2184 has five fixed-mode flags, FLAG\_IN, FLAG\_OUT, FL0, FL1 and FL2. FL0-FL2 are dedicated output flags. FLAG\_IN and FLAG\_OUT are available as an alternate configuration of SPORT1.

Note: Pins PF0, PF1 and PF2 are also used for device configuration during reset.

## INSTRUCTION SET DESCRIPTION

The ADSP-2184 assembly language instruction set has an algebraic syntax that was designed for ease of coding and readability. The assembly language, which takes full advantage of the processor's unique architecture, offers the following benefits:

- The algebraic syntax eliminates the need to remember cryptic assembler mnemonics. For example, a typical arithmetic add instruction, such as AR = AX0 + AY0, resembles a simple equation.
- Every instruction assembles into a single, 24-bit word that can execute in a single instruction cycle.
- The syntax is a superset ADSP-2100 Family assembly language and is completely source and object code compatible with other family members. Programs may need to be relocated to utilize on-chip memory and conform to the ADSP-2184's interrupt vector and reset vector map.
- Sixteen condition codes are available. For conditional jump, call, return or arithmetic instructions, the condition can be checked and the operation executed in the same instruction cycle.
- Multifunction instructions allow parallel execution of an arithmetic instruction with up to two fetches or one write to processor memory space during a single instruction cycle.

## **DESIGNING AN EZ-ICE-COMPATIBLE SYSTEM**

The ADSP-2184 has on-chip emulation support and an ICE-Port, a special set of pins that interface to the EZ-ICE. These features allow in-circuit emulation without replacing the target system processor by using only a 14-pin connection from the target system to the EZ-ICE. Target systems must have a 14-pin connector to accept the EZ-ICE's in-circuit probe, a 14-pin plug.

Issuing the chip reset command during emulation causes the DSP to perform a full chip reset, including a reset of its memory mode. Therefore, it is vital that the mode pins are set correctly PRIOR to issuing a chip reset command from the emulator user interface.

If using a passive method of maintaining mode information (as discussed in Setting Memory Modes), it does not matter that the mode information is latched by an emulator reset. However, if using the  $\overline{RESET}$  pin as a method of setting the value of the mode pins, the effects of an emulator reset must be taken into consideration.

One method of ensuring that the values located on the mode pins is the one that is desired to construct a circuit like the one shown in Figure 7. This circuit will force the value located on the Mode A pin to Logic Low, regardless if it latched via the RESET or ERESET pin.




Figure 7.

See the ADSP-2100  $Family\ EZ$ -Tools data sheet for complete information on ICE products.

The ICE-Port interface consists of the following ADSP-2184 pins:

EBR	$\overline{\mathrm{EBG}}$	<b>ERESET</b>
<b>EMS</b>	$\overline{ ext{EINT}}$	ECLK
ELIN	ELOUT	EE

These ADSP-2184 pins must be connected only to the EZ-ICE connector in the target system. These pins have no function except during emulation, and do not require pull-up or pull-down resistors. The traces for these signals between the ADSP-2184 and the connector must be kept as short as possible, no longer than three inches.

The following pins are also used by the EZ-ICE:

 $\overline{BR}$   $\overline{BG}$   $\overline{RESET}$   $\overline{GND}$ 

The EZ-ICE uses the EE (emulator enable) signal to take control of the ADSP-2184 in the target system. This causes the processor to use its  $\overline{\text{ERESET}}$ ,  $\overline{\text{EBR}}$  and  $\overline{\text{EBG}}$  pins instead of the  $\overline{\text{RESET}}$ ,  $\overline{\text{BR}}$  and  $\overline{\text{BG}}$  pins. The  $\overline{\text{BG}}$  output is three-stated. These signals do not need to be jumper-isolated in your system.

The EZ-ICE connects to your target system via a ribbon cable and a 14-pin female plug. The female plug is plugged onto the 14-pin connector (a pin strip header) on the target board.

## **Target Board Connector for EZ-ICE Probe**

The EZ-ICE connector (a standard pin strip header) is shown in Figure 8. You must add this connector to your target board design if you intend to use the EZ-ICE. Be sure to allow enough room in your system to fit the EZ-ICE probe onto the 14-pin connector.




Figure 8. Target Board Connector for EZ-ICE

The 14-pin, 2-row pin strip header is keyed at the Pin 7 location—you must remove Pin 7 from the header. The pins must be 0.025 inch square and at least 0.20 inch in length. Pin spacing should be  $0.1 \times 0.1$  inches. The pin strip header must have at least 0.15-inch clearance on all sides to accept the EZ-ICE probe plug. Pin strip headers are available from vendors such as 3M, McKenzie and Samtec.

## **Target Memory Interface**

For your target system to be compatible with the EZ-ICE emulator, it must comply with the memory interface guidelines listed below.

## PM, DM, BM, IOM, and CM

Design a Program Memory (PM), Data Memory (DM), Byte Memory (BM), I/O Memory (IOM) and Composite Memory (CM) external interfaces to comply with worst case device timing requirements and switching characteristics as specified in this DSP's data sheet. The performance of the EZ-ICE may approach published worst case specifications for some memory access timing requirements and switching characteristics.

Note: If your target does not meet the worst case chip specifications for memory access parameters, you may not be able to emulate your circuitry at the desired CLKIN frequency. Depending on the severity of the specification violation, you may have trouble manufacturing your system as DSP components statistically vary in switching characteristics and timing requirements within published limits.

Restriction: All memory strobe signals on the ADSP-2184  $(\overline{RD}, \overline{WR}, \overline{PMS}, \overline{DMS}, \overline{BMS}, \overline{CMS}$  and  $\overline{IOMS})$  used in your target system must have 10 k $\Omega$  pull-up resistors connected when the EZ-ICE is being used. The pull-up resistors are necessary because there are no internal pull-ups to guarantee their state during prolonged three-state conditions resulting from typical EZ-ICE debugging sessions. These resistors may be removed at your option when the EZ-ICE is not being used.

## **Target System Interface Signals**

When the EZ-ICE board is installed, the performance on some system signals change. Design your system to be compatible with the following system interface signal changes introduced by the EZ-ICE board:

- EZ-ICE emulation introduces an 8 ns propagation delay between your target circuitry and the DSP on the RESET signal.
- EZ-ICE emulation introduces an 8 ns propagation delay between your target circuitry and the DSP on the  $\overline{BR}$  signal.
- EZ-ICE emulation ignores  $\overline{RESET}$  and  $\overline{BR}$  when single-stepping.
- EZ-ICE emulation ignores RESET and BR when in Emulator Space (DSP halted).
- EZ-ICE emulation ignores the state of target  $\overline{BR}$  in certain modes. As a result, the target system may take control of the DSP's external memory bus only if bus grant ( $\overline{BG}$ ) is asserted by the EZ-ICE board's DSP.

-12- REV. 0

# **SPECIFICATIONS**

# RECOMMENDED OPERATING CONDITIONS

	B Gr	rade	
Parameter	Min	Max	Unit
$V_{ m DD}$	4.5	5.5	V
$T_{AMB}$	-40	+85	°C

## **ELECTRICAL CHARACTERISTICS**

			B Gr	ade	
Parameter		<b>Test Conditions</b>	Min Ty	p Max	Unit
$\overline{\mathrm{V}_{\mathrm{IH}}}$	Hi-Level Input Voltage <sup>1, 2</sup>	$@V_{DD} = max$	2.0		V
$V_{IH}$	Hi-Level CLKIN Voltage	$\overset{\smile}{@} V_{DD} = \max$	2.2		V
$V_{IL}^{II}$	Lo-Level Input Voltage <sup>1, 3</sup>	$\overset{\circ}{@}$ $V_{DD}^{DD} = \min$		0.8	V
$V_{OH}$	Hi-Level Output Voltage <sup>1, 4, 5</sup>	$\overset{\circ}{@}$ $V_{DD} = \min$			
011		$I_{OH} = -0.5 \text{ mA}$	2.4		V
		$\textcircled{0}$ $V_{DD} = min$			
		$I_{OH} = -100  \mu A^6$	$V_{\rm DD} - 0.3$		V
$V_{OL}$	Lo-Level Output Voltage <sup>1, 4, 5</sup>	$@V_{DD} = min$	22		
O.E.		$I_{OL} = 2 \text{ mA}$		0.4	V
$I_{IH}$	Hi-Level Input Current <sup>3</sup>	$@V_{DD} = max$			
111		$\overrightarrow{V}_{IN} = \overrightarrow{V}_{DD} \max$		10	μΑ
$I_{\mathrm{IL}}$	Lo-Level Input Current <sup>3</sup>	$@V_{DD} = max$			'
IL.		$\overrightarrow{V}_{IN} = 0 \text{ V}$		10	μΑ
$I_{OZH}$	Three-State Leakage Current <sup>7</sup>	$@V_{DD} = max$			,
0211		$V_{IN} = V_{DD} \max^8$		10	μΑ
$I_{OZL}$	Three-State Leakage Current <sup>7</sup>	$@V_{DD} = max$			1 '
022		$V_{IN} = 0 \text{ V}^8, t_{CK} = 25 \text{ ns}$		10	μΑ
$I_{DD}$	Supply Current (Idle) <sup>9</sup>	$@V_{DD} = 5.0$	14		mA
$I_{\mathrm{DD}}$	Supply Current (Dynamic) <sup>10, 11</sup>	$\overset{\bigcirc}{@} V_{DD} = 5.0$			
DD		$T_{AMB} = +25^{\circ}C$			
		$t_{CK} = 25 \text{ ns}$	60		mA
$C_{I}$	Input Pin Capacitance <sup>3, 6, 12</sup>	$@V_{IN} = 2.5 \text{ V},$			
•		$f_{IN} = 1.0 \text{ MHz},$		8	pF
		$T_{AMB} = +25^{\circ}C$			1
Co	Output Pin Capacitance <sup>6, 7, 12, 13</sup>	$@V_{IN} = 2.5 \text{ V},$			
O	I	$f_{IN} = 1.0 \text{ MHz},$			
		$T_{AMB} = +25^{\circ}C$		8	pF

## NOTES

Specifications subject to change without notice.

REV. 0 -13-

<sup>&</sup>lt;sup>1</sup>Bidirectional pins: D0-D23, RFS0, RFS1, SCLK0, SCLK1, TFS0, TFS1, A1-A13, PF0-PF7.

<sup>&</sup>lt;sup>2</sup> Input only pins: RESET, BR, DR0, DR1, PWD.

<sup>3</sup> Input only pins: CLKIN, RESET, BR, DR0, DR1, PWD.

<sup>&</sup>lt;sup>4</sup>Output pins:  $\overline{BG}$ ,  $\overline{PMS}$ ,  $\overline{DMS}$ ,  $\overline{BMS}$ ,  $\overline{IOMS}$ ,  $\overline{CMS}$ ,  $\overline{RD}$ ,  $\overline{WR}$ , PWDACK, A0, DT0, DT1, CLKOUT, FL2-0,  $\overline{BGH}$ .

<sup>&</sup>lt;sup>5</sup> Although specified for TTL outputs, all ADSP-2184 outputs are CMOS-compatible and will drive to V<sub>DD</sub> and GND, assuming no dc loads.

<sup>&</sup>lt;sup>6</sup>Guaranteed but not tested.

<sup>&</sup>lt;sup>7</sup>Three-statable pins: A0-A13, D0-D23, PMS, DMS, BMS, IOMS, CMS, RD, WR, DT0, DT1, SCLK0, SCLK1, TFS0, TFS1, RFS0, RSF1, PF0-PF7.

<sup>&</sup>lt;sup>9</sup>Idle refers to ADSP-2184 state of operation during execution of IDLE instruction. Deasserted pins are driven to either V <sub>DD</sub> or GND.

<sup>&</sup>lt;sup>10</sup>I<sub>DD</sub> measurement taken with all instructions executing from internal memory. 50% of the instructions are multifunction (types 1, 4, 5, 12, 13, 14), 30% are type 2 and type 6, and 20% are idle instructions.

 $<sup>^{11}</sup>V_{IN}$  = 0 V and 3 V. For typical figures for supply currents, refer to Power Dissipation section.

<sup>&</sup>lt;sup>12</sup>Applies to LQFP package type.

<sup>&</sup>lt;sup>13</sup>Output pin capacitance is the capacitive load for any three-stated output pin.

## ABSOLUTE MAXIMUM RATINGS\*

<sup>\*</sup>Stresses above those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only; functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

#### ESD SENSITIVITY \_

ESD (electrostatic discharge) sensitive device. Electrostatic charges as high as 4000 V readily accumulate on the human body and test equipment and can discharge without detection. Although the ADSP-2184 features proprietary ESD protection circuitry, permanent damage may occur on devices subjected to high energy electrostatic discharges. Therefore, proper ESD precautions are recommended to avoid performance degradation or loss of functionality.



## TIMING PARAMETERS

## **GENERAL NOTES**

Use the exact timing information given. Do not attempt to derive parameters from the addition or subtraction of others. While addition or subtraction would yield meaningful results for an individual device, the values given in this data sheet reflect statistical variations and worst cases. Consequently, you cannot meaningfully add up parameters to derive longer times.

## TIMING NOTES

Switching characteristics specify how the processor changes its signals. You have no control over this timing—circuitry external to the processor must be designed for compatibility with these signal characteristics. Switching characteristics tell you what the processor will do in a given circumstance. You can also use switching characteristics to ensure that any timing requirement of a device connected to the processor (such as memory) is satisfied.

Timing requirements apply to signals that are controlled by circuitry external to the processor, such as the data input for a read operation. Timing requirements guarantee that the processor operates correctly with other devices.

#### MEMORY TIMING SPECIFICATIONS

The table below shows common memory device specifications and the corresponding ADSP-2184 timing parameters, for your convenience.

Memory Device Specification	ADSP-2184 Timing Parameter	Timing Parameter Definition
Address Setup to Write Start	t <sub>ASW</sub>	A0–A13, xMS Setup before WR Low
Address Setup to Write End	$t_{ m AW}$	A0–A13, xMS Setup before WR Deasserted
Address Hold Time	$t_{ m WRA}$	$\frac{\text{A0-A13, }\overline{\text{xMS}}\text{ Hold before}}{\overline{\text{WR}}\text{ Low}}$
Data Setup Time	$t_{\rm DW}$	Data Setup before WR High
Data Hold Time	t <sub>DH</sub>	Data Hold after WR High
OE to Data Valid	t <sub>RDD</sub>	RD Low to Data Valid
Address Access Time	t <sub>AA</sub>	A0–A13, xMS to Data Valid

 $\overline{xMS} = \overline{PMS}, \overline{DMS}, \overline{BMS}, \overline{CMS}, \overline{IOMS}.$ 

# FREQUENCY DEPENDENCY FOR TIMING SPECIFICATIONS

 $t_{\rm CK}$  is defined as 0.5  $t_{\rm CKI}$ . The ADSP-2184 uses an input clock with a frequency equal to half the instruction rate: a 20 MHz input clock (which is equivalent to 50 ns) yields a 25 ns processor cycle (equivalent to 40 MHz).  $t_{\rm CK}$  values within the range of 0.5  $t_{\rm CKI}$  period should be substituted for all relevant timing parameters to obtain the specification value.

Example:  $t_{CKH} = 0.5 t_{CK} - 7 \text{ ns} = 0.5 (25 \text{ ns}) - 7 \text{ ns} = 5.5 \text{ ns}$ 


-14- REV. 0

# **TIMING PARAMETERS**

Parameter	r	Min	Max	Unit
Clock Sign	nals and Reset			
Timing Req	uirements:			
$t_{CKI}$	CLKIN Period	50	150	ns
$t_{CKIL}$	CLKIN Width Low	20		ns
$t_{\text{CKIH}}$	CLKIN Width High	20		ns
Switching C	Characteristics:			
$t_{CKL}$	CLKOUT Width Low	$0.5 t_{\rm CK} - 7$		ns
$t_{CKH}$	CLKOUT Width High	$0.5 t_{\rm CK} - 7$		ns
$t_{CKOH}$	CLKIN High to CLKOUT High	0	20	ns
Control Si	ignals			
Timing Req	uirements:			
$t_{RSP}$	RESET Width Low <sup>1</sup>	5 t <sub>CK</sub>		ns
$t_{MS}$	Mode Setup before RESET High	2		ns
$t_{MH}$	Mode Setup after RESET High	5		ns

## NOTES

<sup>&</sup>lt;sup>1</sup>Applies after power-up sequence is complete. Internal phase lock loop requires no more than 2000 CLKIN cycles assuming stable CLKIN (not including crystal oscillator start-up time).



\*PF2 IS MODE C, PF1 IS MODE B, PF0 IS MODE A

Figure 9. Clock Signals

REV. 0 -15-

# **TIMING PARAMETERS**

Paramete	r	Min	Max	Unit
Interrupts	s and Flag			
Timing Req t <sub>IFS</sub> t <sub>IFH</sub>	nuirements:  \[ \overline{\text{IRQx}}, \text{FI, or PFx Setup before CLKOUT Low}^{1, 2, 3, 4} \]  \[ \overline{\text{IRQx}}, \text{FI, or PFx Hold after CLKOUT High}^{1, 2, 3, 4} \]	$0.25 t_{CK} + 15$ $0.25 t_{CK}$		ns ns
Switching C t <sub>FOH</sub> t <sub>FOD</sub>	Characteristics: Flag Output Hold after CLKOUT Low <sup>5</sup> Flag Output Delay from CLKOUT Low <sup>5</sup>	$0.25 t_{CK} - 7$	0.5 t <sub>CK</sub> + 6	ns ns

<sup>&</sup>lt;sup>5</sup>Flag outputs = PFx, FL0, FL1, FL2, Flag\_out.




Figure 10. Interrupts and Flags

 $<sup>^{1}</sup>$ If  $\overline{IRQx}$  and FI inputs meet  $t_{IFS}$  and  $t_{IFH}$  setup/hold requirements, they will be recognized during the current clock cycle; otherwise the signals will be recognized on the following cycle. (Refer to "Interrupt Controller Operation" in the Program Control chapter of the ADSP-2100 Family User's Manual, Third Edition, for further information on interrupt servicing.)

<sup>&</sup>lt;sup>2</sup>Edge-sensitive interrupts require pulsewidths greater than 10 ns; level-sensitive interrupts must be held low until serviced.

<sup>&</sup>lt;sup>3</sup>IRQx = IRQ0, IRQ1, IRQ2, IRQL0, IRQL1, IRQE. <sup>4</sup>PFx = PF0, PF1, PF2, PF3, PF4, PF5, PF6, PF7.

Parameter		Min	Max	Unit
Bus Reque	st-Bus Grant			
Timing Requ t <sub>BH</sub> t <sub>BS</sub>	uirements:  BR Hold after CLKOUT High <sup>1</sup> BR Setup before CLKOUT Low <sup>1</sup>	$0.25 t_{CK} + 2$ $0.25 t_{CK} + 17$		ns ns
	haracteristics:  CLKOUT High to $\overline{xMS}$ , $\overline{RD}$ , $\overline{WR}$ Disable $\overline{xMS}$ , $\overline{RD}$ , $\overline{WR}$ Disable to $\overline{BG}$ Low $\overline{BG}$ High to $\overline{xMS}$ , $\overline{RD}$ , $\overline{WR}$ Enable	0 0	0.25 t <sub>CK</sub> + 10	ns ns
t <sub>SEC</sub> t <sub>SDBH</sub> t <sub>SEH</sub>	$\overline{xMS}$ , $\overline{RD}$ , $\overline{WR}$ Enable to CLKOUT High $\overline{xMS}$ , $\overline{RD}$ , $\overline{WR}$ Disable to $\overline{BGH}$ Low <sup>2</sup> $\overline{BGH}$ High to $\overline{xMS}$ , $\overline{RD}$ , $\overline{WR}$ Enable <sup>2</sup>	0.25 t <sub>CK</sub> - 7 0 0		ns ns ns

## NOTES

 $<sup>^{2}\</sup>overline{BGH}$  is asserted when the bus is granted and the processor requires control of the bus to continue.




Figure 11. Bus Request-Bus Grant

REV. 0 -17-

 $<sup>\</sup>frac{\overline{RO} \ \overline{RO}}{\overline{RO}} = \overline{\overline{PMS}}, \overline{\overline{DMS}}, \overline{\overline{CMS}}, \overline{\overline{IOMS}}, \overline{\overline{BMS}}.$   $\frac{1}{\overline{BR}}$  is an asynchronous signal. If  $\overline{\overline{BR}}$  meets the setup/hold requirements, it will be recognized during the current clock cycle; otherwise the signal will be recognized on the following cycle. Refer to the ADSP-2100 Family User's Manual, Third Edition, for BR/BG cycle relationships.

# **TIMING PARAMETERS**

Parameter	r	Min	Max	Unit
Memory F	Read			
Timing Req	uirements:			
$t_{RDD}$	RD Low to Data Valid		$0.5 t_{CK} - 9 + w$	ns
$t_{AA}$	A0–A13, $\overline{xMS}$ to Data Valid		$0.75 t_{CK} - 12.5 + w$	ns
$t_{RDH}$	Data Hold from $\overline{\mathrm{RD}}$ High	1		ns
Switching C	Characteristics:			
$t_{RP}$	RD Pulsewidth	$0.5 t_{CK} - 5 + w$		ns
$t_{CRD}$	CLKOUT High to $\overline{\text{RD}}$ Low	$0.25 t_{CK} - 5$	$0.25 t_{CK} + 7$	ns
t <sub>ASR</sub>	A0–A13, $\overline{xMS}$ Setup before $\overline{RD}$ Low	$0.25 t_{CK} - 6$		ns
$t_{RDA}$	A0-A13, xMS Hold after RD Deasserted	$0.25 t_{CK} - 3$		ns
$t_{RWR}$	$\overline{\mathrm{RD}}$ High to $\overline{\mathrm{RD}}$ or $\overline{\mathrm{WR}}$ Low	0.5 t <sub>CK</sub> - 5		ns

 $\begin{aligned} & \frac{w = \text{wait states} \times t_{\text{CK}}.}{xMS} = \overline{PMS}, \overline{DMS}, \overline{CMS}, \overline{IOMS}, \overline{BMS}. \end{aligned}$ 




Figure 12. Memory Read

Paramete	r	Min	Max	Unit
Memory V	Write			
Switching C	Characteristics:			
$t_{\rm DW}$	Data Setup before WR High	$0.5 t_{CK} - 7 + w$		ns
$t_{\mathrm{DH}}$	Data Hold after WR High	$0.25 t_{\rm CK} - 2$		ns
$t_{\mathrm{WP}}$	WR Pulsewidth	$0.5 t_{CK} - 5 + w$		ns
$t_{\mathrm{WDE}}$	WR Low to Data Enabled	0		ns
$t_{ASW}$	A0–A13, $\overline{\text{xMS}}$ Setup before $\overline{\text{WR}}$ Low	$0.25 t_{\rm CK} - 6$		ns
$t_{DDR}$	Data Disable before $\overline{WR}$ or $\overline{RD}$ Low	$0.25 t_{\rm CK} - 7$		ns
$t_{CWR}$	CLKOUT High to WR Low	$0.25 t_{\rm CK} - 5$	$0.25 t_{CK} + 7$	ns
$t_{AW}$	A0–A13, $\overline{xMS}$ , Setup before $\overline{WR}$ Deasserted	$0.75 t_{\rm CK} - 9 + w$		ns
$t_{WRA}$	$\underline{A0}$ -A13, $\overline{xMS}$ Hold after $\overline{WR}$ Deasserted	$0.25 t_{\rm CK} - 3$		ns
$t_{WWR}$	$\overline{\mathrm{WR}}$ High to $\overline{\mathrm{RD}}$ or $\overline{\mathrm{WR}}$ Low	$0.5 t_{\rm CK} - 5$		ns

 $\begin{aligned} & \frac{w = \text{wait states} \times t_{\text{CK}}.}{xMS} = & \frac{PMS}{PMS}, & \frac{TOMS}{PMS}, & \frac{TOMS}{PMS}, & \frac{TOMS}{PMS}. \end{aligned}$ 




Figure 13. Memory Write

# **TIMING PARAMETERS**

Parameter	r	Min	Max	Unit
Serial Por	ts			
Timing Req	uirements:			
$t_{SCK}$	SCLK Period	50		ns
$t_{SCS}$	DR/TFS/RFS Setup before SCLK Low	4		ns
$t_{SCH}$	DR/TFS/RFS Hold after SCLK Low	8		ns
$t_{SCP}$	SCLK <sub>IN</sub> Width	20		ns
Switching C	Characteristics:			
$t_{CC}$	CLKOUT High to SCLK <sub>OUT</sub>	0.25 t <sub>CK</sub>	$0.25 t_{CK} + 10$	ns
$t_{SCDE}$	SCLK High to DT Enable	0		ns
$t_{SCDV}$	SCLK High to DT Valid		15	ns
$t_{RH}$	TFS/RFS <sub>OUT</sub> Hold after SCLK High	0		ns
$t_{RD}$	TFS/RFS <sub>OUT</sub> Delay from SCLK High		15	ns
$t_{SCDH}$	DT Hold after SCLK High	0		ns
$t_{TDE}$	TFS (Alt) to DT Enable	0		ns
$t_{TDV}$	TFS (Alt) to DT Valid		14	ns
$t_{SCDD}$	SCLK High to DT Disable		15	ns
$t_{RDV}$	RFS (Multichannel, Frame Delay Zero) to DT Valid		15	ns




Figure 14. Serial Ports

Paramete	Parameter		Max	Unit
IDMA Ad	dress Latch			
Timing Req	nuirements:			
t <sub>IALP</sub>	Duration of Address Latch <sup>1, 2</sup>	10		ns
$t_{IASU}$	IAD15-0 Address Setup before Address Latch End <sup>2</sup>	5		ns
$t_{\rm IAH}$	IAD15-0 Address Hold after Address Latch End <sup>2</sup>	3		ns
$t_{IKA}$	IACK Low before Start of Address Latch <sup>2, 3</sup>	0		ns
$t_{IALS}$	Start of Write or Read after Address Latch End <sup>2, 3</sup>	3		ns

NOTES

<sup>1</sup>Start of Address Latch =  $\overline{1S}$  Low and IAL High.

<sup>2</sup>End of Address Latch =  $\overline{1S}$  High or IAL Low.

<sup>3</sup>Start of Write or Read =  $\overline{1S}$  Low and  $\overline{1WR}$  Low or  $\overline{1RD}$  Low.




Figure 15. IDMA Address Latch

# **TIMING PARAMETERS**

Paramet	ter	Min	Max	Unit	
IDMA V	Vrite, Short Write Cycle				
Timing R	equirements:				
t <sub>IKW</sub>	IACK Low before Start of Write <sup>1</sup>	0		ns	
$t_{IWP}$	Duration of Write <sup>1, 2</sup>	15		ns	
$t_{\rm IDSU}$	IAD15-0 Data Setup before End of Write <sup>2, 3, 4</sup>	5		ns	
$t_{\mathrm{IDH}}$	IAD15-0 Data Hold after End of Write <sup>2, 3, 4</sup>	2		ns	
Switching	Characteristic:				
t <sub>IKHW</sub>	Start of Write to IACK High		15	ns	




Figure 16. IDMA Write, Short Write Cycle

NOTES

NOTES

Start of Write =  $\overline{IS}$  Low and  $\overline{IWR}$  Low.

End of Write =  $\overline{IS}$  High or  $\overline{IWR}$  High.

High:

High High:

It Write Pulse ends before  $\overline{IACK}$  Low, use specifications  $t_{IDSU}$ ,  $t_{IDH}$ .

High:

High:

It Write Pulse ends after  $\overline{IACK}$  Low, use specifications  $t_{IKSU}$ ,  $t_{IKH}$ .

Parameter	•	Min	Max	Unit
IDMA Wr	ite, Long Write Cycle			
Timing Requ	uirements:			
$t_{IKW}$	IACK Low before Start of Write <sup>1</sup>	0		ns
$t_{IKSU}$	IAD15–0 Data Setup before IACK Low <sup>2, 3, 4</sup>	$0.5 t_{CK} + 10$		ns
$t_{\rm IKH}$	IAD15-0 Data Hold after IACK Low <sup>2, 3, 4</sup>	2		ns
Switching C	Characteristics:			
t <sub>IKLW</sub>	Start of Write to IACK Low <sup>4</sup>	1.5 t <sub>CK</sub>		ns
$t_{IKHW}$	Start of Write to IACK High		15	ns

## NOTES

<sup>&</sup>lt;sup>3</sup>If Write Pulse ends after IACK Low, use specifications t<sub>IISSU</sub>, t<sub>IKH</sub>.

<sup>4</sup>This is the earliest time for IACK Low from Start of Write. For IDMA Write cycle relationships, please refer to the ADSP-2100 Family User's Manual, Third Edition.




Figure 17. IDMA Write, Long Write Cycle

<sup>&</sup>lt;sup>1</sup>Start of Write =  $\overline{IS}$  Low and  $\overline{IWR}$  Low.
<sup>2</sup>If Write Pulse ends before  $\overline{IACK}$  Low, use specifications  $t_{IDSU}$ ,  $t_{IDH}$ .

# **TIMING PARAMETERS**

Parameter		Min	Max	Unit	
IDMA Rea	d, Long Read Cycle				
Timing Requ	urements:				
t <sub>IKR</sub>	IACK Low before Start of Read <sup>1</sup>	0		ns	
$t_{IRK}$	End of Read after IACK Low	2		ns	
Switching C	haracteristics:				
t <sub>IKHR</sub>	IACK High after Start of Read <sup>1</sup>		15	ns	
$t_{IKDS}$	IAD15–0 Data Setup before IACK Low	0.5 t <sub>CK</sub> – 10		ns	
t <sub>IKDH</sub>	IAD15-0 Data Hold after End of Read <sup>2</sup>	0		ns	
$t_{IKDD}$	IAD15-0 Data Disabled after End of Read <sup>2</sup>		10	ns	
$t_{IRDE}$	IAD15-0 Previous Data Enabled after Start of Read	0		ns	
$t_{IRDV}$	IAD15-0 Previous Data Valid after Start of Read		15	ns	
$t_{\rm IRDH1}$	IAD15-0 Previous Data Hold after Start of Read (DM/PM1) <sup>3</sup>	2 t <sub>CK</sub> – 5		ns	
$t_{\rm IRDH2}$	IAD15-0 Previous Data Hold after Start of Read (PM2) <sup>4</sup>	t <sub>CK</sub> – 5		ns	

## NOTES




Figure 18. IDMA Read, Long Read Cycle

No FES  $^{1}$ Start of Read =  $\overline{1S}$  Low and  $\overline{1RD}$  Low.  $^{2}$ End of Read =  $\overline{1S}$  High or  $\overline{1RD}$  High.  $^{3}$ DM read or first half of PM read.  $^{4}$ Second half of PM read.

Paramete	r	Min	Max	Unit	
IDMA Re	ad, Short Read Cycle				
Timing Req	nuirements:				
$t_{IKR}$	IACK Low before Start of Read <sup>1</sup>	0		ns	
$t_{IRP}$	Duration of Read 15				
Switching (	Characteristics:				
$t_{IKHR}$	IACK High after Start of Read <sup>1</sup>		15	ns	
$t_{IKDH}$	IAD15–0 Data Hold after End of Read <sup>2</sup>	0		ns	
$t_{\rm IKDD}$	IAD15-0 Data Disabled after End of Read <sup>2</sup>		10	ns	
$t_{IRDE}$	IAD15-0 Previous Data Enabled after Start of Read	0		ns	
$t_{IRDV}$	IAD15-0 Previous Data Valid after Start of Read		15	ns	

NOTES
<sup>1</sup>Start of Read =  $\overline{IS}$  Low and  $\overline{IRD}$  Low.
<sup>2</sup>End of Read =  $\overline{IS}$  High or  $\overline{IRD}$  High.




Figure 19. IDMA Read, Short Read Cycle

REV. 0 -25-

## **OUTPUT DRIVE CURRENTS**

Figure 20 shows typical I-V characteristics for the output drivers of the ADSP-2184. The curves represent the current drive capability of the output drivers as a function of output voltage.




Figure 20. Typical Drive Currents

## POWER DISSIPATION

To determine total power dissipation in a specific application, the following equation should be applied for each output:

$$C \times V_{DD}^2 \times f$$

C = load capacitance, f = output switching frequency.

## Example

In an application where external data memory is used and no other outputs are active, power dissipation is calculated as follows:

Assumptions

- External data memory is accessed every cycle with 50% of the address pins switching.
- External data memory writes occur every other cycle with 50% of the data pins switching.
- Each address and data pin has a 10 pF total load at the pin.
- The application operates at  $V_{\rm DD}$  = 5.0 V and  $t_{\rm CK}$  = 25 ns.


Total Power Dissipation = 
$$P_{INT} + (C \times V_{DD}^2 \times f)$$


 $P_{INT}$  = internal power dissipation from Power vs. Frequency graph (Figure 21).


 $(C \times V_{DD}^2 \times f)$  is calculated for each output:

	# of Pins	× C	$\times V_{DD}^2$	×f
Address, DMS	8	×10 pF	$\times$ 5 <sup>2</sup> V	$\times 40 \text{ MHz} = 80 \text{ mW}$
Data Output, WR	9	×10 pF	$\times$ 5 <sup>2</sup> V	$\times$ 20 MHz = 45 mW
$\overline{\text{RD}}$	1	× 10 pF × 10 pF	$\times$ 5 <sup>2</sup> V	$\times$ 20 MHz = 5 mW
CLKOUT	1	×10 pF	$\times$ 5 <sup>2</sup> V	$\times 40 \text{ MHz} = 10 \text{ mW}$
				140 mW

Total power dissipation for this example is PINT + 40 mW.







VALID FOR ALL TEMPERATURE GRADES.

Figure 21. Power vs. Frequency

<sup>&</sup>lt;sup>1</sup>POWER REFLECTS DEVICE OPERATING WITH NO OUTPUT LOADS.

<sup>&</sup>lt;sup>2</sup>I<sub>DD</sub> MEASUREMENT TAKEN WITH ALL INSTRUCTIONS EXECUTING FROM INTERNAL MEMORY. 50% OF THE INSTRUCTIONS ARE MULTIFUNCTION (TYPES 1, 4, 5, 12, 13, 14) 30% ARE TYPE 2 AND TYPE 6, AND 20% ARE IDLE INSTRUCTIONS.

 $<sup>^{3}</sup>$  IDLE REFERS TO ADSP-2184 STATE OF OPERATION DURING EXECUTION OF IDLE INSTRUCTION. DEASSERTED PINS ARE DRIVEN TO EITHER V $_{\rm DD}$  OR GND.

 $<sup>^4</sup>$ TYPICAL POWER DISSIPATION AT 5.0V V<sub>DD</sub> AND T<sub>A</sub> = 25°C EXCEPT WHERE SPECIFIED.

## **CAPACITIVE LOADING**

Figures 22 and 23 show the capacitive loading characteristics of the ADSP-2184.




Figure 22. Typical Output Rise Time vs. Load Capacitance,  $C_L$  (at Maximum Ambient Operating Temperature)




Figure 23. Typical Output Valid Delay or Hold vs. Load Capacitance,  $C_L$  (at Maximum Ambient Operating Temperature)

## **TEST CONDITIONS**

## **Output Disable Time**

Output pins are considered to be disabled when they have stopped driving and started a transition from the measured output high or low voltage to a high impedance state. The output disable time ( $t_{DIS}$ ) is the difference of  $t_{MEASURED}$  and  $t_{DECAY}$ , as shown in the Output Enable/Disable diagram. The time is the interval from when a reference signal reaches a high or low voltage level to when the output voltages have changed by 0.5 V from the measured output high or low voltage. The decay time,  $t_{DECAY}$ , is dependent on the capacitive load,  $C_L$ , and the current load,  $i_L$ , on the output pin. It can be approximated by the following equation:

$$t_{DECAY} = \frac{C_L \times 0.5 \, V}{i_L}$$

from which

 $t_{DIS} = t_{MEASURED} - t_{DECAY}$ 


is calculated. If multiple pins (such as the data bus) are disabled, the measurement value is that of the last pin to stop driving.



Figure 24. Voltage Reference Levels for AC Measurements (Except Output Enable/Disable)

## **Output Enable Time**

Output pins are considered to be enabled when that have made a transition from a high-impedance state to when they start driving. The output enable time ( $t_{\rm ENA}$ ) is the interval from when a reference signal reaches a high or low voltage level to when the output has reached a specified high or low trip point, as shown in the Output Enable/Disable diagram. If multiple pins (such as the data bus) are enabled, the measurement value is that of the first pin to start driving.



HIGH-IMPEDANCE STATE. TEST CONDITIONS CAUSE THIS VOLTAGE LEVEL TO BE APPROXIMATELY 1.5V.

Figure 25. Output Enable/Disable




Figure 26. Equivalent Device Loading for AC Measurements (Including All Fixtures)

## **ENVIRONMENTAL CONDITIONS**

Ambient Temperature Rating:

 $\begin{array}{lcl} T_{AMB} & = & T_{CASE} - (PD \times \theta_{CA}) \\ T_{CASE} & = & Case \ Temperature \ in \ ^{\circ}C \\ PD & = & Power \ Dissipation \ in \ W \end{array}$ 

 $\begin{array}{lll} \theta_{CA} & = & Thermal \ Resistance \ (Case-to-Ambient) \\ \theta_{JA} & = & Thermal \ Resistance \ (Junction-to-Ambient) \\ \theta_{IC} & = & Thermal \ Resistance \ (Junction-to-Case) \end{array}$ 

Package	$\theta_{ m JA}$	$\theta_{ m JC}$	$\theta_{\mathrm{CA}}$	
LQFP	50°C/W	2°C/W	48°C/W	





Figure 27. Power-Down Supply Current

## 100-Lead LQFP Package Pinout



REV. 0 –29–

The ADSP-2184 package pinout is shown in the table below. Pin names in bold text replace the plain text named functions when Mode C = 1. A + sign separates two functions when either function can be active for either major I/O mode. Signals enclosed in brackets [] are state bits latched from the value of the pin at the deassertion of  $\overline{RESET}$ .

**LQFP Pin Configurations** 

LQFP Number	Pin Name	LQFP Number	Pin Name	LQFP Number	Pin Name	LQFP Number	Pin Name
1	A4/IAD3	26	ĪRQĒ + PF4	51	EBR	76	D16
2	A5/ <b>IAD</b> 4	27	$\overline{IRQL0} + PF5$	52	$\overline{\text{BR}}$	77	D17
3	GND	28	GND	53	$\overline{\mathrm{EBG}}$	78	D18
4	A6/ <b>IAD5</b>	29	$\overline{IRQL1} + PF6$	54	$\overline{\mathrm{BG}}$	79	D19
5	A7/ <b>IAD6</b>	30	$\overline{IRQ2} + PF7$	55	D0/ <b>IAD13</b>	80	GND
6	A8/ <b>IAD</b> 7	31	DT0	56	D1/ <b>IAD14</b>	81	D20
7	A9/ <b>IAD8</b>	32	TFS0	57	D2/ <b>IAD15</b>	82	D21
8	A10/ <b>IAD9</b>	33	RFS0	58	D3/ <b>IACK</b>	83	D22
9	A11/ <b>IAD10</b>	34	DR0	59	VDD	84	D23
10	A12/ <b>IAD11</b>	35	SCLK0	60	GND	85	FL2
11	A13/ <b>IAD12</b>	36	VDD	61	D4/ <b>IS</b>	86	FL1
12	GND	37	DT1	62	D5/IAL	87	FL0
13	CLKIN	38	TFS1	63	$D6/\overline{IRD}$	88	PF3
14	XTAL	39	RFS1	64	$D7/\overline{IWR}$	89	PF2 [Mode C]
15	VDD	40	DR1	65	D8	90	VDD
16	CLKOUT	41	GND	66	GND	91	$\overline{ ext{PWD}}$
17	GND	42	SCLK1	67	VDD	92	GND
18	VDD	43	ERESET	68	D9	93	PF1 [Mode B]
19	$\overline{ m WR}$	44	RESET	69	D10	94	PF0 [Mode A]
20	$\overline{ ext{RD}}$	45	<b>EMS</b>	70	D11	95	$\overline{\text{BGH}}$
21	$\overline{\mathrm{BMS}}$	46	EE	71	GND	96	PWDACK
22	$\overline{\mathrm{DMS}}$	47	ECLK	72	D12	97	A0
23	$\overline{\text{PMS}}$	48	ELOUT	73	D13	98	A1/IAD0
24	<b>IOMS</b>	49	ELIN	74	D14	99	A2/ <b>IAD1</b>
25	CMS	50	EINT	75	D15	100	A3/ <b>IAD2</b>

## **ORDERING GUIDE**


Part Number	Ambient Temperature Range	Instruction Rate (MHz)	Package Description	Package Option*
ADSP-2184BST-160	−40°C to +85°C	40.0	100-Lead LQFP	ST-100

<sup>\*</sup>ST = Plastic Thin Quad Flatpack (LQFP).

## **OUTLINE DIMENSIONS**

Dimensions shown in inches and (mm).

# 100-Lead Metric Thin Plastic Quad Flatpack (LQFP) (ST-100)



NOTE: THE ACTUAL POSITION OF EACH LEAD IS WITHIN (0.08) 0.0032 FROM ITS IDEAL POSITION WHEN MEASURED IN THE LATERAL DIRECTION. CENTER FIGURES ARE TYPICAL UNLESS OTHERWISE NOTED