

AD1839–SPECIFICATIONS

TEST CONDITIONS

Supply Voltages (AV _{DD} , DV _{DD})	5.0 V
Ambient Temperature	25°C
Input Clock	12.288 MHz, (256 × f _S Mode)
ADC Input Signal	1.0078125 kHz, -1.0 dBFS
DAC Input Signal	1.0078125 kHz, 0 dBFS
Input Sample Rate (f _S)	48 kHz
Measurement Bandwidth	20 Hz to 20 kHz
Word Width	24 Bits
Load Capacitance	100 pF
Load Impedance	47 kΩ

Performance of all channels are identical (exclusive of the Interchannel Gain Mismatch and Interchannel Phase Deviation specifications).

Parameter	Min	Typ	Max	Unit
ANALOG-TO-DIGITAL CONVERTERS				
ADC Resolution		24		Bits
Dynamic Range (20 Hz to 20 kHz, -60 dB Input)				
No Filter		103		dB
A-Weighted	100	105		dB
Total Harmonic Distortion + Noise (THD+N)		-93	-88.5	dB
Interchannel Isolation		100		dB
Interchannel Gain Mismatch		0.04		dB
Analog Inputs				
Differential Input Range (± Full-Scale)	-2.828		+2.828	V
Common-Mode Input Volts		2.25		V
Input Impedance		4		kΩ
Input Capacitance		15		pF
V _{REF}		2.25		V
DC Accuracy				
Gain Error		4		%
Gain Drift		TBD		ppm/°C
Crosstalk (EIAJ Method)		TBD		dB
DIGITAL-TO-ANALOG CONVERTERS				
DAC Resolution				
Dynamic Range (20 Hz to 20 kHz, -60 dBFS Input)				
No Filter	103	105		dB
With A-Weighted Filter	105	108		dB
Total Harmonic Distortion + Noise		-92		dB
Interchannel Isolation		100		dB
DC Accuracy				
Gain Error		±3.0		%
Interchannel Gain Mismatch		0.04		%
Gain Drift		150		ppm/°C
Interchannel Crosstalk (EIAJ method)		-120		dB
Interchannel Phase Deviation		±0.1		Degrees
Volume Control Step Size (1023 Linear Steps)		0.098		%
Volume Control Range (Max Attenuation)		60		dB
Mute Attenuation		-100		dB
De-emphasis Gain Error		±0.1		dB
Full-Scale Output Voltage at Each Pin (Single-Ended)		1.0 (2.8)		V _{rms} (V p-p)
Output Resistance at Each Pin		115		Ω
Common-Mode Output Volts		2.25		V
ADC DECIMATION FILTER, 48 kHz*				
Pass Band		20		kHz
Pass-Band Ripple		±0.01		dB
Stop Band		24		kHz
Stop-Band Attenuation		120		dB
Group Delay		910		μs

PRELIMINARY TECHNICAL DATA

AD1839

PARAMETER	Min	Typ	Max	Unit
ADC DECIMATION FILTER, 96 kHz*				
Pass Band		40		kHz
Pass-Band Ripple		±0.01		dB
Stop Band		48		kHz
Stop-Band Attenuation		120		dB
Group Delay		460		µs
DAC INTERPOLATION FILTER, 48 kHz*				
Pass Band			20	kHz
Pass-Band Ripple		±0.01		dB
Stop Band	24			kHz
Stop-Band Attenuation	55			dB
Group Delay		340		µs
DAC INTERPOLATION FILTER, 96 kHz*				
Pass Band			37.5	kHz
Pass-Band Ripple		±0.01		dB
Stop Band	55.034			kHz
Stop-Band Attenuation	55			dB
Group Delay		160		µs
DAC INTERPOLATION FILTER, 192 kHz*				
Pass Band			89.954	kHz
Pass-Band Ripple		±0.01		dB
Stop Band	104.85			kHz
Stop-Band Attenuation	80			dB
Group Delay		110		µs
DIGITAL I/O				
Input Voltage HI	2.4			V
Input Voltage LO			0.8	V
Output Voltage HI		ODV _{DD} - 0.4		V
Output Voltage LO			0.4	V
Leakage Current			±10	µA
POWER SUPPLIES				
Supply Voltage (AV _{DD} and DV _{DD})	4.5	5.0	5.5	V
Supply Voltage (OV _{DD})	3.0		DV _{DD}	V
Supply Current I _{ANALOG}		84	95	mA
Supply Current I _{ANALOG} , Power-Down		55	67	mA
Supply Current I _{DIGITAL}		64	72	mA
Supply Current I _{DIGITAL} , Power-Down		1	4	mA
Dissipation				
Operation, Both Supplies		740		mW
Operation, Analog Supply		420		mW
Operations, Digital Supply		320		mW
Power-Down, Both Supplies		280		mW
Power Supply Rejection Ratio				
1 kHz, 300 mV p-p Signal at Analog Supply Pins		-60		dB
20 kHz, 300 mV p-p Signal at Analog Supply Pins		-50		dB

NOTES

*Guaranteed by design.

Specifications subject to change without notice.

AD1839–SPECIFICATIONS

TIMING

Parameter		Min	Max	Unit	Comments
MASTER CLOCK AND RESET					
t _{MH}	MCLK High	15		ns	
t _{ML}	MCLK Low	15		ns	
t _{PDR}	PD/RST Low	20		ns	
SPI PORT					
t _{CCH}	CCLK High	40		ns	
t _{CCL}	CCLK Low	40		ns	
t _{CCP}	CCLK Period	80		ns	
t _{CDS}	CDATA Setup	10		ns	To CCLK Rising
t _{CDH}	CDATA Hold	10		ns	From CCLK Rising
t _{CLS}	CLATCH Setup	10		ns	To CCLK Rising
t _{CLH}	CLATCH Hold	10		ns	From CCLK Rising
t _{COE}	COUT Enable		15	ns	From CLATCH Falling
t _{COD}	COUT Delay		20	ns	From CCLK Falling
t _{COTS}	COUT Three-State		25	ns	From CLATCH Rising
DAC SERIAL PORT					
Normal Mode (Slave)					
t _{DBH}	DBCLK High	60		ns	
t _{DBL}	DBCLK Low	60		ns	
f _{DB}	DBCLK Freq	64 × f _S			
t _{DLS}	DLRCLK Setup	10		ns	To DBCLK Rising
t _{DLH}	DLRCLK Hold	10		ns	From DBCLK Rising
t _{DDS}	DSDATA Setup	10		ns	To DBCLK Rising
t _{DDH}	DSDATA Hold	10		ns	From DBCLK Rising
Packed 256 Modes (Slave)					
t _{DBH}	DBCLK High	15		ns	
t _{DBL}	DBCLK Low	15		ns	
f _{DB}	DBCLK Freq	256 × f _S			
t _{DLS}	DLRCLK Setup	10		ns	To DBCLK Rising
t _{DLH}	DLRCLK Hold	5		ns	From DBCLK Rising
t _{DDS}	DSDATA Setup	10		ns	To DBCLK Rising
t _{DDH}	DSDATA Hold	10		ns	From DBCLK Rising

Parameter	Min	Max	Unit	Comments
ADC SERIAL PORT				
Normal Mode (Master)				
t_{ABD} ABCLK Delay		25	ns	from MCLK Rising Edge
t_{ALD} ALRCLK Delay Low		5	ns	from ABCLK Falling Edge
t_{ABDD} ASDATA Delay		10	ns	from ABCLK Falling Edge
Normal Mode (Slave)				
t_{ABH} ABCLK High	60		ns	
t_{ABL} ABCLK Low	60		ns	
f_{AB} ABCLK Freq	$64 \times f_s$			
t_{ALS} ALRCLK Setup	5		ns	To ABCLK Rising
t_{ALH} ALRCLK Hold	15		ns	From ABCLK Rising
Packed 256 Mode (Master)				
t_{PABD} ABCLK Delay		20	ns	From MCLK Rising Edge
t_{PALD} LRCLK Delay		5	ns	From ABCLK Falling Edge
t_{PABDD} ASDATA Delay		10	ns	from ABCLK Falling Edge
TDM256 MODE (Master)				
t_{TBD} BCLK Delay		20	ns	From MCLK Rising
t_{FSD} FSTDM Delay		5	ns	From BCLK Rising
t_{TABD} ASDATA Delay		10	ns	From BCLK Rising
t_{TDDS} DSDATA1 Setup	15		ns	To BCLK Falling
t_{TDDH} DSDATA1 Hold	15		ns	From BCLK Falling
TDM256 MODE (Slave)				
f_{AB} BCLK Frequency	$256 \times f_s$			
t_{TBCH} BCLK High	min		ns	
t_{TBCL} BCLK Low	min		ns	
t_{TFS} FSTDM Setup	min		ns	To BCLK Falling
t_{TFH} FSTDM Hold	min		ns	From BCLK Falling
t_{TBDD} ASDATA Delay		max	ns	From BCLK Rising
t_{TDDS} DSDATA1 Setup	min		ns	To BCLK Falling
t_{TDDH} DSDATA1 Hold	min		ns	From BCLK Falling
TDM512 MODE (Master)				
t_{TBD} BCLK Delay		40	ns	From MCLK Rising
t_{FSD} FSTDM Delay		5	ns	From BCLK Rising
t_{TABD} ASDATA Delay		10	ns	From BCLK Rising
t_{TDDS} DSDATA1 Setup	15		ns	To BCLK Falling
t_{TDDH} DSDATA1 Hold	15		ns	From BCLK Falling
TDM512 MODE (Slave)				
f_{AB} BCLK Frequency	$512 \times f_s$			
t_{TBCH} BCLK High	20		ns	
t_{TBCL} BCLK Low	20		ns	
t_{TFS} FSTDM Setup	5		ns	To BCLK Falling
t_{TFH} FSTDM Hold	10		ns	From BCLK Falling
t_{TBDD} ASDATA Delay		20	ns	From BCLK Rising
t_{TDDS} DSDATA1 Setup	5		ns	To BCLK Falling
t_{TDDH} DSDATA1 Hold	10		ns	From BCLK Falling

PRELIMINARY TECHNICAL DATA

AD1839

Parameter		Min	Max	Unit	Comments
AUXILIARY INTERFACE					
t_{AXDS}	AAUXDATA Setup	10		ns	To AUXBCLK Rising
t_{AXDH}	AAUXDATA Hold	10		ns	From AUXBCLK Rising
t_{DXD}	DAUXDATA Delay	min		ns	From AUXBCLK Falling
f_{ABP}	AUXBCLK Frequency	$64 \times f_s$			
Slave Mode					
t_{AXBH}	AUXBCLK High	15		ns	
t_{AXBL}	AUXBCLK Low	15		ns	
t_{AXLS}	AUXLRCLK Setup	10		ns	To AUXBCLK Rising
t_{AXLH}	AUXLRCLK Hold	10		ns	From AUXBCLK Rising
Master Mode					
$t_{AUXLRCLK}$	AUXLRCLK Delay	5		ns	From AUXBCLK Falling
$t_{AUXBCLK}$	AUXBCLK Delay	15		ns	From MCLK Rising

Specifications subject to change without notice.




Figure 1. MCLK and $\overline{PD/RST}$ Timing

TEMPERATURE RANGE

Parameter	Min	Typ	Max	Unit
Specifications Guaranteed		25		°C
Functionality Guaranteed	-40		+85	°C
Storage	-65		+150	°C

ABSOLUTE MAXIMUM RATINGS*

(T_A = 25°C unless otherwise noted.)

- AV_{DD}, DV_{DD}, OV_{DD} to AGND, DGND . . . -0.3 V to +6.0 V
- AGND to DGND -0.3 V to +0.3 V
- Digital I/O Voltage to DGND -0.3 V to ODV_{DD} +0.3 V
- Analog I/O Voltage to AGND -0.3 V to AV_{DD} +0.3 V
- Operating Temperature Range
- Industrial (A Version) -40°C to +85°C

***NOTE**

Stresses above those listed under Absolute Maximum Ratings may cause permanent damage to the device. This is a stress rating only; functional operation of the device at these or any other conditions above those listed in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

ORDERING GUIDE

Model	Temperature Range	Package Description	Package Option
AD1839AS	-40°C to +85°C	52-Lead MQFP	S-52


CAUTION

ESD (electrostatic discharge) sensitive device. Electrostatic charges as high as 4000 V readily accumulate on the human body and test equipment and can discharge without detection. Although the AD1839 features proprietary ESD protection circuitry, permanent damage may occur on devices subjected to high-energy electrostatic discharges. Therefore, proper ESD precautions are recommended to avoid performance degradation or loss of functionality.



PIN CONFIGURATION

**52-Lead MQFP
(S-52)**



PRELIMINARY TECHNICAL DATA

AD1839

PIN FUNCTION DESCRIPTIONS

Pin No.	Mnemonic	Input/ Output	Description
1, 39	DVDD		Digital Power Supply. Connect to digital 5 V supply.
2	CLATCH	I	Latch Input for Control Data
3	CIN	I	Serial Control Input
4	$\overline{\text{PD}}/\text{RST}$	I	Power Down/Reset
5, 10, 16, 24, 30, 34	AGND		Analog Ground
6, 8, 12, 14, 25, 27, 31, 32, 33	N/C		Not Connected
7, 13, 26	OUTL _x	O	DAC _x Left Channel Positive Output
8, 14, 27	OUTRN _x	O	DAC _x Right Channel Negative Output
9, 15, 28	OUTRP _x	O	DAC _x Right Channel Positive Output
11, 19, 29	AVDD		Analog Power Supply. Connect to analog 5 V supply.
17	FILTD		Filter Capacitor Connection. Recommended 10 μF //100 nF.
18	FILTR		Reference Filter Capacitor Connection. Recommended 10 μF //100 nF.
20	ADCLN	I	ADC Left Channel Negative Input
21	ADCLP	I	ADC Left Channel Positive Input
22	ADCRN	I	ADC Right Channel Negative Input
23	ADCRP	I	ADC Right Channel Positive Input
35	$\overline{\text{M}}/\text{S}$	I	ADC Master/Slave Select
36	DAUXDATA	I	Auxiliary DAC Data Input
37	DLRCLK	I/O	DAC LR Clock
38	DBCLK	I/O	DAC Bit Clock
40, 52	DGND		Digital Ground
41-44	DSDATA _x	I	DAC _x Input Data (Left and Right Channels)
45	ABCLK	I/O	ADC Bit Clock
46	ALRCLK	I/O	ADC LR Clock
47	MCLK	I	Master Clock Input
48	ODVDD		Digital Output Driver Power Supply
49	ASDATA	O	ADC Serial Data Output

50	COUT	O
Output for Control Data		
51	CCLK	I
Control Clock Input for Control Data		

DEFINITIONS**Dynamic Range**

The ratio of a full-scale input signal to the integrated input noise in the pass band (20 Hz to 20 kHz), expressed in decibels (dB). Dynamic range is measured with a -60 dB input signal and is equal to $(S/[THD+N]) + 60$ dB. Note that spurious harmonics are below the noise with a -60 dB input, so the noise level establishes the dynamic range. The dynamic range is specified with and without an A-Weight filter applied.

Signal to (Total Harmonic Distortion + Noise)

$[S/(THD + N)]$

The ratio of the root-mean-square (rms) value of the fundamental input signal to the rms sum of all other spectral components in the pass band, expressed in decibels (dB).

Pass band

The region of the frequency spectrum unaffected by the attenuation of the digital decimator's filter.

Pass band Ripple

The peak-to-peak variation in amplitude response from equal-amplitude input signal frequencies within the pass band, expressed in decibels.

Stop band

The region of the frequency spectrum attenuated by the digital decimator's filter to the degree specified by "stop band attenuation."

Gain Error

With a near full-scale input, the ratio of actual output to expected output, expressed as a percentage.

Interchannel Gain Mismatch

With identical near full-scale inputs, the ratio of outputs of the two stereo channels, expressed in decibels.

Gain Drift

Change in response to a near full-scale input with a change in temperature, expressed as parts-per-million (ppm) per °C.

Crosstalk (EIAJ Method)

Ratio of response on one channel with a grounded input to a full-scale 1 kHz sine-wave input on the other channel, expressed in decibels.

Power Supply Rejection

With no analog input, signal present at the output when a 300 mV p-p signal is applied to power supply pins, expressed in decibels of full scale.

Group Delay

Intuitively, the time interval required for an input pulse to appear at the converter's output, expressed in milliseconds (ms). More precisely, the derivative of radian phase with respect to radian frequency at a given frequency.

Group Delay Variation

The difference in group delays at different input frequencies.

Specified as the difference between largest and the smallest group delays in the pass band, expressed in microseconds (μ s).

GLOSSARY

ADC—Analog to Digital Converter

DAC—Digital to Analog Converter

DSP—Digital Signal Processor

IMCLK—Internal master clock signal used to clock the ADC and DAC engines

MCLK—External master clock signal applied to the AD1839

AD1839

(Continued from Page 1)

and a continuous-time voltage out analog section. Each DAC has independent volume control and clickless mute functions. The ADC comprises two 24-bit conversion channels with multibit sigma-delta modulators and decimation filters.

The AD1839 also contains an on-chip reference with a nominal value of 2.25 V.

The AD1839 contains a flexible serial interface that allows for glueless connection to a variety of DSP chips, AES/EBU receivers, and sample rate converters. The AD1839 can be configured in Left-Justified, Right-Justified, I²S, or DSP-compatible serial modes. Control of the AD1839 is achieved by means of an SPI-compatible serial port. While the AD1839 can be operated from a single 5 V supply, it also features a separate supply pin for its digital interface which allows the device to be interfaced to other devices using 3.3 V power supplies.

The AD1839 is available in a 52-Lead MQFP package and is specified for the industrial temperature range of -40°C to +85°C.

FUNCTIONAL OVERVIEW

ADCs

There are two ADC channels in the AD1839, configured as a stereo pair. Each ADC has fully differential inputs. The ADC section can operate at a sample rate of up to 96 kHz. The ADCs include on-board digital decimation filters with 120 dB stop band attenuation and linear phase response, operating at an oversampling ratio of 128 (for 48 kHz operation) or 64 (for 96 kHz operation).

ADC peak level information for each ADC may be read from the ADC Peak 0 and ADC Peak 1 registers. The data is supplied as a 6-bit word with a maximum range of 0 dB to -63 dB and a resolution of 1 dB. The registers will hold peak information until read; after reading, the registers are reset so that new peak information can be acquired. Refer to the register description for details of the format. The two ADC channels have a common serial bit clock and a left-right framing clock. The clock signals are all synchronous with the sample rate.

The ADC digital pins, ABCLK and ALRCLK, can be set to operate as inputs or outputs by connecting the \bar{M}/S pin to ODVDD or DGND respectively. When the pins are set as outputs, the AD1839 will generate the timing signals. When the pins are set as inputs, the timing must be generated by the external audio controller.

DACs

The AD1839 has six DAC channels arranged as three independent stereo pairs, with six single ended analog outputs. Each channel has its own independently programmable attenuator, adjustable in 1024 linear steps. Digital inputs are supplied through three serial data input pins (one for each stereo pair) and a common frame (DLRCLK) and bit (DBLCK) clock. Alternatively, one of the "packed data" modes may be used to access all six channels on a single TDM data pin. A Stereo Replicate feature is included where the DAC data sent to the first DAC pair is also sent to the other DACs in the part. The AD1839 can accept DAC data at a sample rate of 192 kHz on DAC 1 only. The stereo repli-

cate feature can then be used to copy the audio data to the other DACs.

Each of the output pins sits at a dc level of V_{REF} , and swings ± 1.4 V for a 0 dB digital input signal. A single op amp third-order external low-pass filter is recommended to remove high-frequency noise present on the output pins. Note that the use of op amps with low slew rate or low bandwidth may cause high-frequency noise and tones to fold down into the audio band; care should be exercised in selecting these components.

The FILTD pin should be connected to an external grounded capacitor. This pin is used to reduce the noise of the internal DAC bias circuitry, thereby reducing the DAC output noise. In some cases this capacitor may be eliminated with little effect on performance.

DAC and ADC Coding

The DAC and ADC output data stream is in a two's complement encoded format. The word width can be selected from 16-bit, 20-bit, or 24-bit. The coding scheme is detailed in Table I.

Table I. Coding Scheme

Code	Level
01111.....1111	+FS
00000.....0000	0 (Ref Level)
10000.....0000	-FS

Clock Signals

The DAC and ADC engines in the AD1839 are designed to operate from a 24.576 MHz Internal Master Clock (IMCLK). This clock is used to generate 48 kHz and 96 kHz sampling on the ADC and 48 kHz, 96 kHz and 192 kHz on the DAC, although the 192 kHz option is only available on one DAC pair. The Stereo Replicate feature can be used to copy this DAC data to the other DACs if required.

To facilitate the use of different MCLK values the AD1839 provides a clock scaling feature. The MCLK scaler can be programmed via the SPI port to scale the MCLK by a factor of 1 (passthrough), 2 (doubling), or scaling by a factor of 2/3. The default setting of the MCLK scaler is 2, which will generate 48 kHz sampling from a 12.288 MHz MCLK. Additional sample rates can be achieved by changing the MCLK value. For example, the CD standard sampling frequency of 44.1 kHz can be achieved using an 11.2896 kHz MCLK. Figure 2 shows the internal configuration of the clock scaler and converter engines.

To maintain the highest performance possible, it is recommended that the clock jitter of the master clock signal be limited to less than 300 ps rms, measured using the edge-to-edge technique. Even at these levels, extra noise or tones may appear in the DAC outputs if the jitter spectrum contains large spectral peaks. It is highly recommended that the master clock be generated by an independent crystal oscillator. In addition, it is especially important that the clock signal should not be passed through an FPGA or other large digital chip before being applied to the AD1839. In most cases this will induce clock jitter due to the fact that the clock signal is sharing common power and ground connections with other unrelated digital output signals.




Figure 2. Modulator Clocking Scheme




Figure 3. Format of SPI Timing

RESET and Power-Down

$\overline{\text{PD/RST}}$ will power down the chip and set the control registers to their default settings. After $\overline{\text{PD/RST}}$ is deasserted, an initialization routine will run inside the AD1839 to clear all memories to zero. This initialization lasts for approximately 20 LRCLK intervals. During this time it is recommended that no SPI writes occur.

Power Supply and Voltage Reference

The AD1839 is designed for 5 V supplies. Separate power supply pins are provided for the analog and digital sections. These pins should be bypassed with 100 nF ceramic chip capacitors, as close to the pins as possible, to minimize noise pickup. A bulk aluminum electrolytic capacitor of at least 22 μF should also be provided on the same PC board as the codec. For critical applications, improved performance will be obtained with separate supplies for the analog and digital sections. If this is not possible, it is recommended that the analog and digital supplies be isolated by means of two ferrite beads in series with the bypass capacitor of each supply. It is important that the analog supply be as clean as possible.

The internal voltage reference is brought out on the FILTR pin and should be bypassed as close as possible to the chip, with a

parallel combination of 10 μF and 100 nF. The reference voltage may be used to bias external op amps to the common-mode voltage of the analog input and output signal pins. The current drawn from the V_{REF} pin should be limited to less than 50 μA .

Serial Control Port

The AD1839 has an SPI-compatible control port to permit programming the internal control registers for the ADCs and DACs and for reading the ADC signal levels from the internal peak detectors. The SPI control port is a 4-wire serial control port. The format is similar to the Motorola SPI format except the input data word is 16-bits wide. The maximum serial bit clock frequency is 12.5 MHz and may be completely asynchronous to the sample rate of the ADCs and DACs. Figure 3 shows the format of the SPI signal.

Serial Data Ports—Data Format

The ADC serial data output mode defaults to the popular I²S format, where the data is delayed by 1 BCLK interval from the edge of the LRCLK. By changing Bits 6 to 8 in ADC Control Register 2, the serial mode can be changed to Right-Justified (RJ), Left-Justified DSP (DSP), or Left-Justified (LJ). In the RJ mode, it is necessary to set Bits 4 and 5 to define the width of the data word.

AD1839

The DAC serial data input mode defaults to I²S. By changing Bits 5, 6, and 7 in DAC Control Register 1, the mode can be changed to RJ, DSP, LJ, Packed Mode 1, or Packed Mode 2. The word width defaults to 24 bits but can be changed by reprogramming Bits 3 and 4 in DAC Control Register 1.

Packed Modes

The AD1839 has two packed modes that allow a DSP or other controller to write to all DACs and read all ADCs using one input data pin and one output data pin. Packed Mode 256 refers to the number of BCLKs in each frame. The LRCLK is low while data from a left channel DAC or ADC is on the data pin and high while data from a right channel DAC or ADC is on the data pin. DAC data is applied on the DSDATA1 pin and ADC data is available on the ASDATA pin. Figures 7–10 show the timing for the packed mode. Packed Mode is only available for 48Khz (based on MCLK=12.288MHz) and when M/S is low.

Auxiliary (TDM) Mode

A special “auxiliary mode” is provided to allow three external stereo ADCs and one external stereo DAC to be interfaced to the AD1839 to provide 8-in/8-out operation. In addition, this mode supports glueless interface to a single SHARC DSP serial port, allowing a SHARC DSP to access all eight channels of analog I/O. In this special mode, many pins are redefined; see Table II for a list of redefined pins. The auxiliary and the TDM interfaces are independently configurable to operate as masters or slaves. When the auxiliary interface is set as a master, by programming the Aux Mode bit in ADC Control Register II, the AUXLRCLK and AUXBCLK are generated by the AD1839. When the auxiliary interface is set as a slave the AUXLRCLK and AUXBCLK need to be generated by an external ADC as shown in figure 13. The TDM interface can be set to operate as a master or slave by connecting the M/S pin to DGND or ODVDD respectively. In master mode the FSTDM and BCLK signals are outputs and generated by the AD1839. In slave mode the FSTDM and BCLK are inputs and should be generated by the SHARC. Slave mode operation is available for 48KHz and 96KHz operation (based on a 12.288MHz or 24.576MHz MCLK) and master mode operation is available for 48KHz only.




Figure 4. Stereo Serial Modes




Figure 5. ADC Serial Mode Timing




Figure 6. DAC Serial Mode Timing




Figure 7. ADC Packed Mode 256




Figure 8. DAC Packed Mode 256




Figure 9. ADC Packed Mode Timing




Figure 10. DAC Packed Mode Timing

Table II. Pin Function Changes in Auxiliary Mode

Pin Name	I ² S Mode	AUX Mode
ASDATA (O)	I ² S Data Out, Internal ADC	TDM Data Out to SHARC
DSDATA1 (I)	I ² S Data In, Internal DAC1	TDM Data In from SHARC
DSDATA2 (I)/AAUXDATA1 (I)	I ² S Data In, Internal DAC2	AUX-I ² S Data In 1 (from ext. ADC)
DSDATA3 (I)/AAUXDATA2 (I)	I ² S Data In, Internal DAC3	AUX-I ² S Data In 2 (from ext. ADC)
AAUXDATA3 (I)	Not Connected	AUX-I ² S Data In 3 (from ext. ADC)
ALRCLK (O)	LRCLK for ADC	TDM Frame Sync Out to SHARC (FSTDM)
ABCLK (O)	BCLK for ADC	TDM BCLK Out to SHARC
DLRCLK (I)/AUXLRCLK(I/O)	LRCLK In/Out Internal DACs	AUX LRCLK In/Out. Driven by Ext. LRCLK from ADC in Slave Mode. In Master Mode, driven by MCLK/512.
DBCLK (I)/AUXBCLK(I/O)	BCLK In/Out Internal DACs	AUX BCLK In/Out. Driven by Ext. BCLK from ADC in Slave Mode. In Master Mode, driven by MCLK/8.
DAUXDATA(O)	Not Connected	AUX-I ² S Data Out (to ext. DAC)




Figure 11. AUX-Mode Timing

AD1839




Figure 12. AUX-Mode Connection to SHARC (Master Mode)




Figure 13. AUX-Mode Connection to SHARC (Slave Mode)

CONTROL/STATUS REGISTERS

The AD1839 has 13 control registers, 11 of which are used to set the operating mode of the part. The other two registers, ADC Peak 0 and ADC Peak 1, are read-only and should not be programmed. Each of the registers is 10 bits wide with the exception of the ADC Peak Reading registers which are six bits wide. Writing to a control register requires a 16-bit data frame to be transmitted. Bits 15 to 12 are the address bits of the required register. Bit 11 is a Read/Write bit. Bit 10 is reserved and should always be programmed to 0. Bits 9 to 0 contain the 10-bit value that is to be written to the register or, in the case of a read operation, the 10-bit register contents. Figure 3 shows the format of the SPI read and write operation.

DAC Control Registers

The AD1839 register map has 8 registers that are used to control the functionality of the DAC section of the part. The function of the bits in these registers is discussed below.

Sample Rate

These bits control the sample rate of the DACs. Based on a 24.576 MHz IMCLK sample rates of 48 kHz, 96 kHz, and 192 kHz are available. The MCLK scaling bits in ADC Control III should be programmed appropriately, based on the Master Clock frequency.

Power-Down/Reset

This bit controls the power-down status of the DAC section. By default, Normal Mode is selected; but by setting this bit the digital section of the DAC stage can be put into a low power mode, thus reducing the digital current. The analog output section of the DAC stage is not powered down.

DAC Data Word Width

These two bits set the word width of the DAC data. Compact Disc (CD) compatibility may require 16 bits, but many modern digital audio formats require 24-bit sample resolution.

DAC Data Format

The AD1839 serial data interface can be configured to be compatible with a choice of popular interface formats including I²S, LJ, RJ, or DSP modes. Details of these interface modes are given in the Serial Data Port section of this datasheet.

De-Emphasis

The AD1839 provides built-in De-emphasis filtering for the three standard samples rates of 32.0 kHz, 44.1 kHz, and 48 kHz.

Mute DAC

Each of the six DACs in the AD1839 has its own independent mute control. Setting the appropriate bit will mute the DAC output. The AD1839 uses a clickless mute function which attenuates the output to approximately -100 dB over a number of cycles.

Stereo Replicate

Setting this bit copies the digital data sent to the stereo pair DAC1 to the three other stereo DACs in the system. This allows all three stereo DACs to be driven by one digital data stream. Note that in this mode DAC data sent to the other DACs is ignored.

DAC Volume Control

Each DAC in the AD1839 has its own independent volume control. The volume of each DAC can be adjusted in 1024 linear steps by programming the appropriate register. The default value for this register is 1023 which provides no attenuation, i.e., full volume.

ADC Control Registers

The AD1839 register map has five registers that are used to control the functionality and read the status of the ADCs. The function of the bits in each of these registers is discussed below.

ADC Peak Level

These two registers store the peak ADC result from each channel when the ADC Peak Readback function is enabled. The peak result is stored as a 6-bit number from 0 dB to -63 dB in 1 dB steps. The value contained in the register is reset once it has been read, allowing for continuous level adjustment as required. Note that the ADC Peak Level registers use the six Most Significant Bits in the register to store the results.

Sample Rate

This bit controls the sample rate of the ADCs. Based on a 24.576 MHz IMCLK sample rates of 48 kHz and 96 kHz are available. The MCLK scaling bits in ADC Control III should be programmed appropriately based on the Master Clock frequency.

ADC Power-Down

This bit controls the power-down status of the ADC section and operates in a similar manner to the DAC power-down.

High-Pass Filter

The ADC signal path has a digital high-pass filter. Enabling this filter will remove the effect of any dc offset in the analog input signal from the digital output codes.

Dither

Enabling the dither function will add a small amount of random charge to the sampling capacitors on the ADC inputs. This will eliminate the effect of any idle tones that could occur if there were no input signal present.

ADC Data Word Width

These two bits set the word width of the ADC data.

ADC Data Format

The AD1839 serial data interface can be configured to be compatible with a choice of popular interface formats including I²S, LJ, RJ, or DSP modes.

Master/Slave Aux Mode

When the AD1839 is operating in the Auxiliary Mode the Auxiliary ADC control pins, AUXBCLK and AUXLRCLK, which connect to the external ADCs, can be set to operate as a Master or Slave. If the pins are set in Slave Mode, one of the external ADCs should provide the LRCLK and BCLK signals.

ADC Peak Readback

Setting this bit enables ADC Peak Reading. See the ADC section for more information.

Table III. Control Register Map

Register Address	Register Name	Description	Type	Width	Reset Setting (Hex)
0000	DACCTRL1	DAC Control 1	R/ \overline{W}	10	000
0001	DACCTRL2	DAC Control 2	R/ \overline{W}	10	000
0010	DACVOL1	DAC Volume - Left 1	R/ \overline{W}	10	3FF
0011	DACVOL2	DAC Volume - Right 1	R/ \overline{W}	10	3FF
0100	DACVOL3	DAC Volume - Left 2	R/ \overline{W}	10	3FF
0101	DACVOL4	DAC Volume - Right 2	R/ \overline{W}	10	3FF
0110	DACVOL5	DAC Volume - Left 3	R/ \overline{W}	10	3FF
0111	DACVOL6	DAC Volume - Right 3	R/ \overline{W}	10	3FF
1000	RES	Reserved	R/ \overline{W}	10	Reserved
1001	RES	Reserved	R/ \overline{W}	10	Reserved
1010	ADCPeak0	ADC Left Peak	R	6	000
1011	ADCPeak1	ADC Right Peak	R	6	000
1100	ADCCTRL1	ADC Control 1	R/ \overline{W}	10	000
1101	ADCCTRL2	ADC Control 2	R/ \overline{W}	10	000
1110	ADCCTRL3	ADC Control 3	R/ \overline{W}	10	000
1111	Reserved	Reserved	R/ \overline{W}	10	Reserved

Table IV. DAC Control I

Address	R/ \overline{W}	RES	FUNCTION				
			De-emphasis	DAC Data Format	DAC Data Word Width	Power Down Reset	Sample Rate
15, 14, 13, 12	11	10	9, 8	7, 6, 5	4, 3	2	1, 0
0000	0	0	00 = None 01 = 44.1 kHz 10 = 32.0 kHz 11 = 48.0 kHz	000 = I ² S 001 = RJ 010 = DSP 011 = LJ 100 = Pack Mode 256 101 = Reserved 110 = Reserved 111 = Reserved	00 = 24 Bits 01 = 20 Bits 10 = 16 Bits 11 = Reserved	0 = Normal 1 = Power-Down	00 = 8x (48 k) 01 = 4x (96 k) 10 = 2x (192 kHz) 11 = 8x (48 k)

Table V. DAC Control II

Address	R/ \overline{W}	RES	FUNCTION									
			Reserved	Stereo Replicate	MUTE DAC							
					Reserved	Reserved	OUTR3	OUTL3	OUTR2	OUTL2	OUTR1	OUTL1
15, 14, 13, 12	11	10	9	8	7	6	5	4	3	2	1	0
0001	0	0	0	0 = Off 1 = Replicate	0	0	0 = On 1 = Mute	0 = On 1 = Mute	0 = On 1 = Mute	0 = On 1 = Mute	0 = On 1 = Mute	0 = On 1 = Mute

Table VI. DAC Volume Control

Address	R/ \overline{W}	RES	FUNCTION
			DAC Volume
15, 14, 13, 12	11	10	9, 8, 7, 6, 5, 4, 3, 2, 1, 0
0010 = DACL1 0011 = DACR1 0100 = DACL2 0101 = DACR2 0110 = DACL3 0111 = DACR3	0	0	0000000000 = 1/1024 0000000001 = 2/1024 0000000010 = 3/1024 1111111110 = 1022/1024 1111111111 = 1023/1024

Table VII. ADC Peak

Address	R/ \overline{W}	RES	FUNCTION	
			Six Data Bits	Four Fixed Bits
15, 14, 13, 12	11	10	9, 8, 7, 6, 5, 4	3, 2, 1, 0
0010 = Left ADC 1011 = Right ADC	1	0	000000 = 0.0 dBFS 000001 = -1.0 dBFS 000010 = -2.0 dBFS 111111 = -63.0 dBFS	0000 These four bits are always zero

Table VIII. ADC Control I

Address	R/ \overline{W}	RES	FUNCTION				
			Dither	Filter	ADC Power Down	Sample Rate	Reserved
15, 14, 13, 12	11	10	9	8	7	6	5, 4, 3, 2, 1, 0
1100	0	0	0 = Disabled 1 = Enabled	0 = All Pass 1 = High-Pass	0 = Normal 1 = Power-Down	0 = 48 kHz 1 = 96 kHz	0, 0, 0, 0, 0, 0 0, 0, 0, 0, 0, 0

Table IX. ADC Control II

Address	R/ \overline{W} RES	RES	FUNCTION					
			Master/Slave Aux Mode	ADC Data Format	ADC Data Word Width	Reserved	ADC MUTE	
							Right	Left
15, 14, 13, 12	11	10	9	8, 7, 6	5, 4	3, 2	1	0
1101	0	0	0 = Slave 1 = Master	000 = I ² S 001 = RJ 010 = DSP 011 = LJ 100 = Packed 256 101 = Reserved 110 = Auxiliary 256 111 = Auxiliary 512	00 = 24 Bits 01 = 20 Bits 10 = 16 Bits 11 = Reserved	0, 0	0 = On 1 = Mute	0 = On 1 = Mute

Table X. ADC Control III

Address	R/ \overline{W} RES	RES	FUNCTION				
			Reserved	IMCLK Clocking Scaling	ADC Peak Readback	DAC Test Mode	ADC Test Mode
15, 14, 13, 12	11	10	9, 8	7, 6	5	4, 3, 2	1, 0
1110	0	0	0, 0	00 = MCLK × 2 01 = MCLK 10 = MCLK × 2/3 11 = MCLK × 2	0 = Disabled Peak Readback 1 = Enabled Peak Readback	000 = Normal Mode All others reserved	00 = Normal Mode All others reserved

AD1839

CASCADE MODE

Dual AD1839 Cascade

The AD1839 can be cascaded to an additional AD1839 which, in addition to six external stereo ADCs can be used to create a 28-channel audio system with 16 inputs and 12 outputs. The cascade is designed to connect to a SHARC DSP and operates in a Time Division Multiplexing (TDM) format. Figure 14 shows the connection diagram for cascade operation. The digital interface for both parts must be set to operate in Auxiliary 512 mode by programming ADC Control Register II. AD1839 #1 is set as a master device by connecting the $\overline{M/S}$ pin to DGND and AD1839 #2 is set as a slave device by connecting the $\overline{M/S}$ to DVDD. Both devices should be run from the same MCLK and $\overline{PD/RST}$ signals to ensure that they are synchronized.

With Device 1 set as a master it will generate the frame-sync and bit clock signals. These signals are sent to the SHARC and Device 2 ensuring that both know when to send and receive data.

The cascade can be thought of as two 256-bit shift registers, one for each device. At the beginning of a sample interval the shift registers contain the ADC results from the previous sample interval. The first shift register (Device 1) clocks data into the SHARC and also clocks in data from the second shift register (Device 2). While this is happening, the SHARC is sending DAC data to the second shift register. By the end of the sample interval all 512 bits of ADC data in the shift registers will have been clocked into the SHARC and been replaced by DAC data which is subsequently written to the DACs.

Figure 15 shows the timing diagram for the cascade operation.




Figure 14. Cascade




Figure 15. Cascade Timing




Figure 16. Typical ADC Input Filter Circuit






Figure 17. Typical DAC Output Filter Circuit


AD1839–Typical Performance Characteristics




TPC 1. ADC Composite Filter Response




TPC 4. ADC High-Pass Filter Response, $f_s = 96 \text{ kHz}$




TPC 2. ADC High-Pass Filter Response, $f_s = 48 \text{ kHz}$




TPC 5. DAC Composite Filter Response, $f_s = 48 \text{ kHz}$




TPC 3. ADC Composite Filter Response (Pass Band Section)




TPC 6. DAC Composite Filter Response, $f_s = 96 \text{ kHz}$




TPC 7. DAC Composite Filter Response, $f_s = 192$ kHz



TPC 9. DAC Composite Filter Response, $f_s = 96$ kHz (Pass Band Section)



TPC 8. DAC Composite Filter Response, $f_s = 48$ kHz (Pass Band Section)




TPC 10. DAC Composite Filter Response, $f_s = 192$ kHz (Pass Band Section)

AD1839

OUTLINE DIMENSIONS

Dimensions shown in inches and (mm).

**52-Lead MQFP
(S-52)**



NOTE
 CONTROLLING DIMENSIONS ARE IN MILLIMETERS. INCH DIMENSIONS ARE ROUNDED-OFF MILLIMETER EQUIVALENTS FOR REFERENCE ONLY AND ARE NOT APPROPRIATE FOR USE IN DESIGN.