

MODIO™ SoundComm®* Host Signal Processing Codec

AD1821

FEATURES

General

Compatible with Microsoft® PC 97 Logo Requirements Supports Applications Written for Windows® 95, Windows 3.1, Windows NT, SoundBlaster® Pro, AdLib®/OPL3®

ISA Plug and Play Compatible Operation from +5 V Supply Power Management Modes 100-Lead PQFP Package

Modem

V.34bis (14.4 kbps up to 33.6 kbps) 56k Software Upgradable

V.32/32bis, V.23, V.22/22bis, V.21, Bell 103 and Bell 212

Modem Protocols: V.8 and Automode


V.42/42bis MNP 5 Data Compression and V.43 MNP 2-4 Error Correction Virtual COM Port 460.8 kbps and 16550 UART Hayes AT Command Set

Fax

Group 3, Class 1 Support V.17 (14.4 kbps), V.29 (9600/7200 bps), V.27/V.27ter Hayes AT Command Set TIES Escape Sequence

Voice/Telephony AT#V Commands Unimodem V TAPI-Compliant Voice/Fax/Modem Distinction Ring Detection

FUNCTIONAL BLOCK DIAGRAM



^{*}SoundComm is a registered trademark of Analog Devices, Inc.

All other trademarks are the property of their respective holders.

REV. 0

Information furnished by Analog Devices is believed to be accurate and reliable. However, no responsibility is assumed by Analog Devices for its use, nor for any infringements of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of Analog Devices.

One Technology Way, P.O. Box 9106, Norwood, MA 02062-9106, U.S.A. Tel: 617/329-4700 World Wide Web Site: http://www.analog.com Fax: 617/326-8703 © Analog Devices, Inc., 1997

^{*}Phat is a trademark of Analog Devices, Inc.

On/Off Hook Control
Call Progress Monitor
DTMF Detection and Generation
Auto Dial
Call Forwarding and Conferencing
VOX (Voice Detection)
ADPCM (32 kpbs Voice Compression)
Caller ID
Full-Duplex Speakerphone
Handset Record and Playback
Handset On/Off Detection
DSVD Software Upgradeable

Stereo Audio 16-Bit ∑∆ Codec
V.34 Class Modem Analog Front End
Full-Duplex Capture and Playback Operation at
Different Sample Rates
Internal 3D Circuit—Phat™* Stereo Phase Expander
Integrated OPL3-Compatible Music Synthesizer
Software and Hardware Volume Control

FEATURES 1

PRODUCT OVERVIEW

The AD1821 MODIO™ (Modem over Audio) SoundComm® HSP (Host Signal Processing) Codec is a single-chip audio and communications subsystem for personal computers. The AD1821 solution includes the AD1821 mixed-signal controller IC controller IC and MODIO™ host signal processing software drivers. The AD1821 maintains full legacy compatibility with applications written for SoundBlaster Pro and AdLib, while servicing Microsoft PC 97 application requirements. The AD1821 includes an internal OPL3 compatible music synthesizer, Phat™ Stereo circuitry for phase expanding the analog stereo output, an MPU-401 UART joystick interface with built-in timer, a DSP serial port and two I2S Serial ports. The MODIO™ drivers utilize CPU resources to implement high speed fax, data, voice (with Echo Cancellation) communications and maintain audio compatibility. The drivers enable simultaneous execution of communications and audio with data flowing through the AD1821, and provide a graceful degradation of modem performance as the host CPU load changes. The AD1821 on-chip Plug and Play routine provides configuration services for all integrated logical devices.

TABLE OF CONTENTS

PRODUCT OVERVIEW 1	Functional Block Diagram .
SPECIFICATIONS	Figure 1. PIO Read Cycle .
PIN CONFIGURATION	Figure 2. PIO Write Cycle
PIN FUNCTION DESCRIPTIONS	Figure 3. DMA Read Cycle
HOST INTERFACE	Figure 4. DMA Write Cycle
	Figure 5. Codec Transfers
REFERENCES	Figure 6. DSP Port Timing
SERIAL INTERFACES	Figure 7. I ² S Serial Port Tir
ISA INTERFACE	Figure 8. Reset Pulse Width
AD1821 Chip Registers	Figure 9. Serial Interface Ri
AD1821 Plug and Play Device Configuration Registers 21	Figure 10. Serial Interface I
Sound System Direct Registers	Figure 11. Serial Interface I
Sound System Indirect Registers	Figure 12. DSP Serial Inter
SB Pro; AdLib Registers	Figure 13. DSP Serial Inter
MIDI and MPU-401 Registers	Frame Rate)
Game Port Register	Figure 14. DSP Serial Port
APPENDIX A	Figure 15. Codec Transfers
AD1821JS AND AD1821JS-M	Figure 16. AD1821 Frequen
AD1821JS PLUG AND PLAY INTERNAL ROM 39	Tables
AD1821JS-M PLUG AND PLAY INTERNAL ROM 40	Table I. DSP Port Time Slo
	Table II. Chip Register Dia
APPENDIX B	Table III. Logical Devices a
PLUG AND PLAY KEY AND "ALTERNATE KEY"	Play Device Drivers
SEQUENCES 41	Table IV. Logical Device C
PROGRAMMING EXTERNAL EEPROMS 42	Table V. Sound System Dir
REFERENCE DESIGNS AND DEVICE DRIVERS 42	Table VI. Codec Transfers
OUTLINE DIMENSIONS	Table VII. Indirect Register
	Table VIII. Sound System I
	Table IX. SoundBlaster Pro
	Table X. AdLib ISA Bus Re

Figures
Functional Block Diagram 1
Figure 1. PIO Read Cycle 6
Figure 2. PIO Write Cycle
Figure 3. DMA Read Cycle
Figure 4. DMA Write Cycle 7
Figure 5. Codec Transfers 7
Figure 6. DSP Port Timing
Figure 7. I ² S Serial Port Timing 7
Figure 8. Reset Pulse Width 7
Figure 9. Serial Interface Right-Justified Mode 16
Figure 10. Serial Interface I ² S-Justified Mode 16
Figure 11. Serial Interface Left-Justified Mode 16
Figure 12. DSP Serial Interface (Default Frame Rate) 19
Figure 13. DSP Serial Interface (User Programmed
Frame Rate)
Figure 14. DSP Serial Port
Figure 15. Codec Transfers
Figure 16. AD1821 Frequency Response Plots 43
Tables
Table I. DSP Port Time Slot Map
Table II. Chip Register Diagram
Table III. Logical Devices and Compatible Plug and
Play Device Drivers
Table IV. Logical Device Configuration
Table V. Sound System Direct Registers
Table VI. Codec Transfers
Table VII. Indirect Register Map and Reset/Default States . 29
Table VIII. Sound System Indirect Registers 30
Table IX. SoundBlaster Pro ISA Bus Registers
Table X. AdLib ISA Bus Registers
Table XI. MIDI ISA Bus Registers
Table XII. Game Port ISA Bus Registers 38

-2- REV. 0

SPECIFICATIONS

STANDARD TEST CONDITIONS U OTHERWISE NOTED	J NLESS		DAC Test Conditions 0 dB Attenuation
Temperature	25	$^{\circ}\mathrm{C}$	Input Full Scale
Digital Supply (V _{DD})	5.0	V	16-Bit Linear Mode
Analog Supply (V _{CC})	5.0	V	100 kΩ Output Load
Sample Rate (F _S)	48	kHz	Mute Off
Input Signal Frequency	1008	Hz	Measured at Line Output
Audio Output Passband	20 Hz to	20 kHz	ADC Test Conditions
V_{IH}	5.0	V	0 dB Gain
$ m V_{IL}$	0	V	Input -4 dB Relative to Full Scale Line Input Selected 16-Bit Linear Mode

ANALOG INPUT

Parameter	Min	Тур	Max	Units
Full-Scale Input Voltage (RMS Values Assume Sine Wave Input)				
PHONE_IN, LINE, SYNTH, CD, VID, MDM_IN		1		V rms
		2.83		V p-p
MIC with $+20 \text{ dB Gain (MGE} = 1)$		0.1		V rms
		0.283		V p-p
MIC with 0 dB Gain (MGE = 0)		1		V rms
		2.83		V p-p
Input Impedance*		17		kΩ
Input Capacitance*		15		pF

PROGRAMMABLE GAIN AMPLIFIER—ADC

Parameter	Min	Тур	Max	Units
Step Size (0 dB to 22.5 dB)				
(All Steps Tested)		1.5		dB
PGA Gain Range Span		22.5		dB

$\textbf{CD, LINE, MICROPHONE, MODEM, SYNTHESIZER, AND VIDEO INPUT ANALOG GAIN/AMPLIFIERS, ATTENUATORS/MUTE \\$

Parameter	Min	Тур	Max	Units
CD, LINE, MIC, SYNTH, VID, MDM_IN Step Size: (All Steps Tested)				lp.
+12 dB to -34.5 dB		1.5		dB
Input Gain/Attenuation Range		46.5		dB
PHONE_IN				
Step Size 0 dB to -45 dB: (All Steps Tested)		3.0		dB
Input Gain/Attenuation Range		45		dB

REV. 0 -3-

DIGITAL DECIMATION AND INTERPOLATION FILTERS*

Parameter	Min	Тур	Max	Units
Audio Passband	0		$0.4 \times F_S$	Hz
Audio Passband Ripple			± 0.09	dB
Audio Transition Band	$0.4 \times F_S$		$0.6 \times F_S$	Hz
Audio Stopband	$0.6 \times F_S$		∞	Hz
Audio Stopband Rejection	82			dB
Audio Group Delay			$12/F_S$	sec
Group Delay Variation Over Passband			0.0	μs

ANALOG-TO-DIGITAL CONVERTERS

Parameter	Min	Тур	Max	Units
Resolution		16		Bits
Signal-to-Noise Ratio (SNR) (A-Weighted, Referenced to Full Scale)		-82	-80	dB
Total Harmonic Distortion (THD) (Referenced to Full Scale)		0.011	0.015	%
		-79	-76.5	dB
Audio Dynamic Range (-60 dB Input THD+N Referenced to				
Full-Scale, A-Weighted)	79	82		dB
Audio THD+N (Referenced to Full-Scale)			0.019	%
, ,		-76	-74.5	dB
Signal-to-Intermodulation Distortion* (CCIF Method)		82		dB
ADC Crosstalk*				
Line Inputs (Input L, Ground R, Read R; Input R, Ground L, Read L)		-95	-80	dB
Line to MIC (Input LINE, Ground and Select MIC, Read ADC)		-95	-80	dB
Line to SYNTH		-95	-80	dB
Line to CD		-95	-80	dB
Line to VID		-95	-80	dB
Gain Error (Full-Scale Span Relative to Nominal Input Voltage)			± 10	%
Interchannel Gain Mismatch (Difference of Gain Errors)			±1	dB
ADC Offset Error	-22		+15	mV

DIGITAL-TO-ANALOG CONVERTERS

Parameter	Min	Тур	Max	Units
Resolution		16		Bits
Signal-to-Noise Ratio (SNR) (A-Weighted)		-83	-79	dB
Total Harmonic Distortion (THD)		0.006	0.009	%
		-85	-80.5	dB
Audio Dynamic Range (-60 dB Input THD+N Referenced to				
Full Scale, A-Weighted)	79	82		dB
Audio THD+N (Referenced to Full Scale)		0.013	0.017	%
		-78	-75.5	dB
Signal-to-Intermodulation Distortion* (CCIF Method)		95		dB
Gain Error (Full-Scale Span Relative to Nominal Input Voltage)			± 10	%
Interchannel Gain Mismatch (Difference of Gain Errors)			± 0.5	dB
DAC Crosstalk* (Input L, Zero R, Measure R_OUT;				
Input R, Zero L, Measure L_OUT)			-80	dB
Total Out-of-Band Energy (Measured from $0.6 \times F_S$ to 100 kHz				
at L_OUT and R_OUT)*			-45	dB
Audible Out-of-Band Energy (Measured from $0.6 \times F_S$ to 20 kHz				
at L_OUT and R_OUT)*			-75	dB

MASTER VOLUME ATTENUATORS (L_OUT AND R_OUT, PHONE_OUT)

Parameter	Min	Тур	Max	Units
Master Volume Step Size (0 dB to -43.5 dB)		1.5		dB
Master Volume Step Size (-43.5 dB to -46.5 dB)		1.5		dB
Master Volume Output Attenuation Range Span		46.5		dB
Mute Attenuation of 0 dB Fundamental*	80			dB

-4-

REV. 0

DIGITAL MIX ATTENUATORS*

Parameter	Min	Тур	Max	Units
Step Size: I ² S (0), I ² S (1), Music, ISA		1.505		dB
Digital Mix Attenuation Range Span		94.8		dB

ANALOG OUTPUT

Parameter	Min	Тур	Max	Units
Full-Scale Output Voltage (at L_OUT, R_OUT, PHONE_OUT)		2.8		V p-p
Output Impedance*			570	Ω
External Load Impedance*	10			kΩ
Output Capacitance*		15		pF
External Load Capacitance			100	pF
$V_{ m REFX}*$	2.10	2.25	2.40	V
V _{REFX} Current Drive*		100		μΑ
V _{REFX} Output Impedance*		6.5		kΩ
Mute Click (Muted Analog Mixers), Muted Output Minus				
Unmuted Output at 0 dB		± 5		mV

SYSTEM SPECIFICATIONS*

Parameter	Min	Тур	Max	Units
System Frequency Response Ripple (Line In to Line Out)			1.0	dB
Differential Nonlinearity			±1	LSB
Phase Linearity Deviation			5	Degrees

STATIC DIGITAL SPECIFICATIONS

Parameter	Min	Тур	Max	Units
High Level Input Voltage (V _{IH})	2			V
XTALI	2.4			V
Low Level Input Voltage (V _{IL})			0.8	V
High Level Output Voltage (V_{OH}), $I_{OH} = 8 \text{ mA}^{\dagger}$	2.4			V
Low Level Output Voltage (V_{OL}), $I_{OL} = 8 \text{ mA}$			0.4	V
Input Leakage Current	-10		+10	μΑ
Output Leakage Current	-10		+10	μA

POWER SUPPLY

Parameter	Min	Тур	Max	Units
Power Supply Range—Analog	4.75		5.25	V
Power Supply Range—Digital	4.75		5.25	V
Power Supply Current			221	mA
Power Dissipation			1105	mW
Analog Supply Current			51	mA
Digital Supply Current			170	mA
Analog Power Supply Current—Power-Down			2	mA
Digital Power Supply Current—Power-Down			24	mA
Analog Power Supply Current—RESET			0.2	mA
Digital Power Supply Current—RESET			10	mA
Power Supply Rejection (100 mV p-p Signal @ 1 kHz)* (At Both Analog				
and Digital Supply Pins, Both ADCs and DACs)		40		dB

CLOCK SPECIFICATIONS*

Parameter	Min	Тур	Max	Units
Input Clock Frequency Recommended Clock Duty Cycle Power-Up Initialization Time	25	33 50	75 500	MHz % ms

REV. 0 -5-

TIMING PARAMETERS (Guaranteed Over Operating Temperature Range)

Parameter	Symbol	Min	Тур	Max	Units
IOW/IOR Strobe Width	$t_{ m STW}$	100			ns
IOW/IOR Rising to IOW/IOR Falling	t_{BWDN}	80			ns
Write Data Setup to IOW Rising	$t_{ m WDSU}$	10			ns
IOW Falling to Valid Read Data	$t_{ m RDDV}$			40	ns
AEN Setup to IOW/IOR Falling	t _{AESU}	10			ns
AEN Hold from IOW/IOR Rising	t _{AEHD}	0			ns
Adr Setup to IOW/IOR Falling	t _{ADSU}	10			ns
Adr Hold from IOW/IOR Rising	t _{ADHD}	0			ns
DACK Rising to IOW/IOR Falling	t _{DKSU}	20			ns
Data Hold from IOR Rising	t _{DHD1}			2	ns
Data Hold from IOW Rising	t _{DHD2}	15			ns
DRQ Hold from IOW/IOR Falling	t _{DRHD}			25	ns
DACK Hold from IOW/IOR Rising	t _{DKHD}	10			ns
Data [SDI] Input Setup Time to SCLK*	t_{S}	15			ns
Data [SDI] Input Hold Time from SCLK*	t _H	10			ns
Frame Sync [SDFS] HI Pulse Width*	$t_{ m FSW}$		80		ns
Clock [SCLK] to Frame Sync [SDFS]					
Propagation Delay*	$t_{\rm PD}$			15	ns
Clock [SCLK] to Output Data [SDO] Valid*	t_{DV}			15	ns
RESET Pulse Width	$t_{ m RPWL}$	100			ns
BCLK HI Pulse Width	t _{DBH}	25			ns
BCLK LO Pulse Width	t _{DBL}	25			ns
BCLK Period	t _{DBP}	50			ns
LRCLK Setup	$t_{ m DLS}$	5			ns
SDATA Setup	$t_{ m DDS}$	5			ns
SDATA Hold	t _{DDH}	5			ns

NOTES

Specifications subject to change without notice.




Figure 1. PIO Read Cycle




Figure 2. PIO Write Cycle

^{*}Guaranteed, not tested.

 $[\]dagger$ (All ISA pins MIDI_OUT IOL = 24 mA. Refer to pin description for individual output drive levels.




Figure 3. DMA Read Cycle




Figure 6. DSP Port Timing




Figure 4. DMA Write Cycle




Figure 7. I²S Serial Port Timing




Figure 5. Codec Transfers




Figure 8. Reset Pulse Width

REV. 0 -7-

ABSOLUTE MAXIMUM RATINGS*

Parameter	Min	Max	Units
Power Supplies			
Digital (V_{DD})	-0.3	6.0	V
Analog (V _{CC})	-0.3	6.0	V
Input Current (Except Supply Pins)		± 10.0	mA
Analog Input Voltage (Signal Pins)	-0.3	$V_{CC} + 0.3$	V
Digital Input Voltage (Signal Pins)	-0.3	$V_{\rm DD} + 0.3$	V
Ambient Temperature (Operating)	0	+70	°C
Storage Temperature	-65	+150	°C

^{*}Stresses greater than those listed under Absolute Maximum Ratings may cause permanent damage to the device. This is a stress rating only; functional operation of the device at these or any other conditions above those indicated in the operational section of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

ENVIRONMENTAL CONDITIONS

Ambient Temperature Rating:

 $\begin{array}{ll} T_{AMB} &= T_{CASE} - (PD \times \theta_{CA}) \\ T_{CASE} &= Case \ Temperature \ in \ ^{\circ}C \\ PD &= Power \ Dissipation \ in \ W \end{array}$

 $\begin{array}{ll} \theta_{CA} & = Thermal \; Resistance \; (Case-to-Ambient) \\ \theta_{JA} & = Thermal \; Resistance \; (Junction-to-Ambient) \\ \theta_{IC} & = Thermal \; Resistance \; (Junction-to-Case) \end{array}$

Package	$\theta_{ m JA}$	$\theta_{ m JC}$	θ_{CA}	
PQFP	77°C/W	7°C/W	70°C/W	


ORDERING GUIDE

Model	Temperature	Package	Function	Package
	Range	Description	Description	Option*
AD1821JS	0°C to +70°C	100-Lead PQFP	Audio/Modem	S-100
AD1821JS-M	0°C to +70°C	100-Lead PQFP	Modem	S-100

^{*}S = Plastic Quad Flatpack.

CAUTION_


ESD (electrostatic discharge) sensitive device. Electrostatic charges as high as 4000 V readily accumulate on the human body and test equipment and can discharge without detection. Although the AD1821 features proprietary ESD protection circuitry, permanent damage may occur on devices subjected to high energy electrostatic discharges. Therefore, proper ESD precautions are recommended to avoid performance degradation or loss of functionality.





8 REV. 0

PIN CONFIGURATION 100-Lead PQFP (S-100)



REV. 0 _9_

PIN FUNCTION DESCRIPTIONS

Analog Signals

Pin Name	PQFP	I/O	Description
MIC	44	I	Microphone Input. The MIC input may be either line-level or -20 dB from line-level (the difference being made up through a software controlled 20 dB gain block). The mono MIC input may be sent to the left and right channel of the ADC for conversion, or gained/attenuated from +12 dB to -34.5 dB in 1.5 dB steps and then summed with left and right line OUT before the Master Volume stage.
L_LINE	42	I	Left Line-Level Input. The left line-level input may be: sent to the left channel of the ADC; gained/attenuated from +12 dB to -34.5 dB in 1.5 dB steps and then summed with left line OUT.
R_LINE	41	I	Right Line-Level Input. The right line-level input may be: sent to the right channel of the ADC; gained/attenuated from +12 dB to -34.5 dB in 1.5 dB steps and then summed with right line OUT.
L_SYNTH	46	I	Left Synthesizer Input. The left MIDI upgrade line-level input may be: sent to the left channel of the ADC; gained/attenuated from +12 dB to -34.5 dB in 1.5 dB steps and then summed with left line OUT.
R_SYNTH	45	I	Right Synthesizer Input. The right MIDI upgrade line-level input may be: sent to the right channel of the ADC; gained/attenuated from +12 dB to -34.5 dB in 1.5 dB steps and then summed with right line OUT.
L_CD	48	I	Left CD Line-Level Input. The left CD line-level input may be: sent to the left channel of the ADC; gained/attenuated from +12 dB to -34.5 dB in 1.5 dB steps and then summed with left line OUT.
R_CD	47	I	Right CD Line-Level Input. The right CD line-level input may be: sent to the right channel of the ADC; gained/attenuated from +12 dB to -34.5 dB in 1.5 dB steps and then summed with right line OUT.
L_VID	32	I	Left Video Input. The left audio track for a video line-level input may be: sent to the left channel of the ADC; gained/attenuated from +12 dB to -34.5 dB in 1.5 dB steps and then summed with left line OUT.
R_VID	31	I	Right Video Input. The right audio track for a video line-level input may be: sent to the right channel of the ADC; gained/attenuated from +12 dB to -34.5 dB in 1.5 dB steps and then summed with right line OUT.
L_OUT	30	О	Left Output. Left channel line-level post-mixed output. The final stage passes through the Master Volume block and may be attenuated 0 dB to -45 dB in 1.5 dB steps.
MDM_OUT/ R_OUT	29	0	Modem Output/Right Output. Right channel line-level post-mixed output. The final stage passes through the Master Volume block and may be attenuated 0 dB to -45 dB in 1.5 dB steps.
MDM_IN/ PHONE_IN	43	I	Modem Input/Phone Input. Line-level input from a DAA/modem chipset.
PHONE_OUT	28	0	Phone Output. Line-level output from a DAA/modem chipset.
RX3D	26	О	Phat™* Stereo Phase Expander filter network, resistor pin.
CX3D	27	I	Phat™* Stereo Phase Expander filter network, capacitor pin.

Parallel Interface (All Outputs are 24 mA Drivers)

Pin Name	PQFP	I/O	Description
PC_D[7:0]	85-88, 91-94	83-86, 89-92	I/O Bidirectional ISA Bus PC Data, 24 mA drive. Connects the AD1821 to the low byte data on the bus.
IRQ(x)*	75–81, 83	0	Host Interrupt Request, 24 mA drive. IRQ (3)/IRQ (9), IRQ(5), IRQ(7), IRQ(9)/IRQ (14), IRQ(10)/IRQ(4), IRQ(11)/IRQ (9)/IRQ (4), IRQ(12)/IRQ(13), IRQ(15)/IRQ (11). Active HI signals indicating a pending interrupt.
DRQ(x)	72-74	О	DMA Request, 24 mA drive. DRQ(0), DRQ(1), DRQ(3). Active HI signals indicating a request for DMA bus operation.
PC_A[15:0]	4–19	I	ISA Bus PC Address. Connects the AD1821 to the ISA bus address lines.
AEN	20	I	Address Enable. Low signal indicates a PIO transfer.
DACK (x)	59-61	I	DMA Acknowledge. DACK(0), DACK(1), DACK(3). Active LO signal indicating that a DMA operation can begin.
ĪOR	22	I	I/O Read. Active LO signal indicates a read operation.
ĪOW	21	I	I/O Write. Active HI signal indicates a write operation.
RESET	25	I	Reset. Active HI.

Game Port

Pin Name	PQFP	I/O	Description
A_1	50	I	Game Port A, Button #1.
A_2	49	I	Game Port A, Button #2.
A_X	54	I	Game Port A, X-Axis.
A_Y	53	I	Game Port A, Y-Axis.
B_1	52	I	Game Port B, Button #1.
B_2	51	I	Game Port B, Button #2.
B_X	56	I	Game Port B, X-Axis.
B_Y	55	I	Game Port B, Y-Axis.

MIDI Interface Signal (24 mA Drivers)

Pin Name	PQFP	I/O	Description
MIDI_IN	66	I	RXD MIDI Input. This pin is typically connected to Pin 15 of the game port connector.
MIDI_OUT	67	О	TXD MIDI Output. This pin is typically connected to Pin 12 of the game port connector.

REV. 0 -11-

Muxed Serial Ports (8 mA Drivers)

Pin Name	PQFP	I/O	Description
I ² S(0)_BCLK*	3	I	I ² S (0) Bit Clock.
I ² S(0)_LRCLK*	2	I	I ² S (0) Left/Right Clock.
$I^2S(0)_DATA^*$	1	I	I ² S (0) Serial Data Input.
I ² S(1)_BCLK*	82	I	I ² S (1) Bit Clock.
I ² S(1)_LRCLK*	83	I	I ² S (1) Left/Right Clock.
$I^2S(1)_DATA^*$	81	I	I ² S (1) Serial Data Input.
SPORT_SDI*	100	I	Serial Port Digital Serial Input.
SPORT_SCLK*	97	О	Serial Port Serial Clock.
SPORT_SDFS*	98	О	Serial Port Serial Data Frame Synchronization.
SPORT_SDO*	99	О	Serial Port Serial Data Output.

Miscellaneous Analog Pins

Pin Name	PQFP	I/O	Description	
$\overline{V_{ ext{REF}_{-}X}}$	36	О	Voltage Reference. Nominal 2.25 volt reference available for dc-coupling and level-shifting. $V_{\text{REF_X}}$ should not be used to sink or source signal current.	
$V_{ m REF}$	35	I	Voltage Reference Filter. Voltage reference filter point for external bypassing only.	
L_FILT	38	I	Left Channel Filter. Requires a 1.0 μF to analog ground for proper operation.	
R_FILT	37	I	Right Channel Filter. Requires a 1.0 μF to analog ground for proper operation.	
L_AAFILT	40	I	Left Channel Antialias Filter. This pin requires a 270 pF NPO capacitor to analog ground for proper operation.	
R_AAFILT	39	I	Right Channel Antialias Filter. This pin requires a 270 pF NPO capacitor to analog ground for proper operation.	

Crystal Pin

Pin Name	PQFP	I/O	Description	
XTALO	64	0	33 MHz Crystal Output. If no Crystal is present leave XTALO unconnected.	
XTALI	63	I	33 MHz Clock. When using a crystal as a clock source, the crystal should be connected between the XTALI and XTALO pins. Clock input may be driven into XTALI in place of a crystal. When using an external clock, $V_{\rm IH}$ must be 2.4 V rather than the $V_{\rm IH}$ of 2.0 V specified for all other digital inputs.	

External Logical Devices

Pin Name	PQFP	I/O	Description
LD_IRQ*	100	I	Logical Device IRQ.
LD_DACK*	99	0	Logical Device DACK.
LD_DRQ*	98	I	Logical Device DRQ.
TD_SEL*	97	О	Logical Device Select.
MDM_SEL*	83	О	Modem Chip Set Select.
MDM_IRQ*	82	I	Modem Chip Set IRQ.
<u>LD_SEL1</u> ∗	69	0	Logical Device (1) Select.
PNPRST*	68	0	Plug and Play Reset.

-12- REV. 0

Hardware Volume Pins

Pin Name	PQFP	I/O	Description
VOL_DN*	2, 99, 100	I	Master Volume Down. Modifies output level on pins L_OUT and R_OUT. Contains a 10 k Ω internal pull-up resistor. When asserted LO, decreases Master Volume by 1.5 dB/sec. Must be asserted at least 25 ms to be recognized. When asserted simultaneously with VOL_UP, output is muted. Output level modification reflected in indirect register 0 \times 29.
VOL_UP*	1, 98	I	Master Volume Up. Modifies output level on pins L_OUT and R_OUT. Contains a 10 k Ω internal pull-up resistor. When asserted LO, increases Master Volume by 1.5 dB/sec. Must be asserted at least 25 ms to be recognized. When asserted simultaneously with VOL_UP, output is muted. Output level modification reflected in indirect register 0 × 29.

Control Pins

Pin Name	PQFP	I/O	Description	
XCTL0*	68	0	External Control 0. The state of this pin (TTL HI or LO) is reflected in codec indexed register. This pin is an open drain driver.	
PCLKO*	68	О	Programmable Clock Output. This pin can be programmed to generate an output clock equal to F_S , $8 \times F_S$, $16 \times F_S$, $32 \times F_S$, $64 \times F_S$, $128 \times F_S$ or $256 \times F_S$. MPEG decoders typically require a master clock of $256 \times F_S$ for audio synchronization.	
XCTL1*	69	О	External Control 1. The state of this pin (TTL HI or LO) is reflected in codec indexed register. Open drain, 8 mA active 0.5 mA pull-up resistor.	
RING*	69	I	Ring Indicator. Used to accept the ring indicator flag from the DAA.	

Power Supplies

Pin Name	PQFP	I/O	Description
$\overline{V_{CC}}$	33	I	Analog Supply Voltage (+5 V).
GNDA	34	I	Analog Ground.
V_{DD}	23, 62, 71, 89, 95	I	Digital Supply Voltage (+5 V).
GND	3*, 24, 65, 70, 84, 90, 96, 99*, 100*	I	Digital Ground.

Optional EEPROM Pins

Pin Name	PQFP	I/O	Description
EE_CLK	58	О	EEPROM Clock.
EE_DATA	57	I	EEPROM Data.

^{*}The position of this pin location/function is dependent on the EEPROM data.

REV. 0 -13-

HOST INTERFACE

The AD1821 contains all necessary ISA bus interface logic onchip. This logic includes address decoding for all onboard resources, control and signal interpretation, DMA selection and control logic, IRQ selection and control logic, and all interface configuration logic.

The AD1821 supports a Type "F" DMA request/grant architecture for transferring data with the ISA bus through the 8-bit interface. The AD1821 also supports DACK preemption. Programmed I/O (PIO) mode is also supported for control register accesses and for applications lacking DMA control. The AD1821 includes dual DMA count registers for full-duplex operation enabling simultaneous capture and playback on separate DMA channels.

Codec Functional Description

The AD1821's full-duplex stereo codec supports business audio and multimedia applications. The codec includes stereo audio converters, complete on-chip filtering, MPC Level-2 and Level-3 compliant analog mixing, programmable gain and attenuation, a variable sample rate converter, extensive digital mixing and FIFOs buffering the Plug and Play ISA bus interface. When using MODIO modem software, PHONE_IN and R_OUT channels are used to support modem and telephony features.

Analog Inputs

The codec contains a stereo pair of $\Sigma\Delta$ analog-to-digital converters (ADC). Inputs to the ADC can be selected from the following analog signals: mono (PHONE_IN), mono microphone (MIC), stereo line (LINE), external stereo synthesizer (SYNTH), stereo CD ROM (CD), stereo audio from a video source (VID) and post-mixed stereo or mono line output (OUT).

Analog Mixing

PHONE_IN, MIC, LINE, SYNTH, CD and VID can be mixed in the analog domain with the stereo line OUT from the $\Sigma\Delta$ digital-to-analog converters (DAC). Each channel of the stereo analog inputs can be independently gained or attenuated from +12 dB to -34.5 dB in 1.5 dB steps, except for PHONE_IN, which has a range of 0 dB to -45 dB steps. The summing path for the mono inputs (MIC, and PHONE_IN to line OUT) duplicates mono channel data on both the left and right line OUT, which can also be gained or attenuated from +12 dB to -34.5 dB in 1.5 dB steps for MIC, and +0 dB to -45.5 dB in 3 dB steps for PHONE_IN. The left and right mono summing signals are always identical being equally gained or attenuated.

Analog-to-Digital Datapath

The selector sends left and right channel information to the programmable gain amplifier (PGA). The PGA following the selector allows independent gain for each channel entering the ADC from 0 dB to 22.5 dB in 1.5 dB steps.

For supporting time correlated I/O echo cancellation, the ADC is capable of sampling microphone data on the left channel and the mono summation of left and right OUT on the right channel.

The codec can operate in either a global stereo mode or a global mono mode with left channel inputs appearing at both channels of the 16-bit $\Sigma\Delta$ converters. Data can be sampled at the programmed sampling frequency (from 4 kHz to 55.2 kHz with 1 Hz resolution).

Digital Mixing & Sample Rates

The audio ADC sample rate and the audio DAC sample rates

are completely independent. The AD1821 includes a variable sample rate converter that lets the codec instantaneously change and process sample rates from 4 kHz to 55.2 kHz with a resolution of 1 Hz. The in-band integrated noise and distortion artifacts introduced by rate conversions are below -90 dB.

Up to four channels of digital data can be summed together and presented to the stereo DAC for conversion. Each digital channel pair can contain information encoded at a different sample rate. For example, 8 kHz .wav data received from the ISA interface, 48 kHz MPEG audio data received from I²S(0), digital 44.1 kHz CD data received from I²S(1) and internally generated 22.05 kHz music data may be summed together and converted by the DACs.

Digital-to-Analog Datapath

The internally generated music synthesizer data, PCM data received from the ISA interface, data received from the I 2 S(0) port and data received from the I 2 S(1) port, and the DSP serial port passes through an attenuation mute stage. The attenuator allows independent control over each digital channel, which can be attenuated from 0 dB to -94.5 dB in 1.5 dB steps before being summed together and passed to the DAC, or the channel may be muted entirely.

Analog Outputs

The analog output of the DAC can be summed with any of the analog input signals. The summed analog signal enters the Master Volume stage where each channel L_OUT, R_OUT and PHONE_OUT may be attenuated from 0 dB to -46.5 dB in 1.5 dB steps or muted.

Digital Data Types

The codec can process 16-bit twos-complement PCM linear digital data, 8-bit unsigned magnitude PCM linear data and 8-bit μ -law or A-law companded digital data as specified in the control registers. The AD1821 also supports ADPCM encoded in the Creative SoundBlaster ADPCM formats.

Host-Based Echo Cancellation Support

The AD1821 supports time correlated I/O data format by presenting MIC data on the left channel of the ADC and the mono summation of left and right OUT on the right channel. The ADC sample rates are independent of the DAC sample rate allowing the AD1821 to support ADC time correlated I/O data at 8 kHz and DAC data at any other sample rate in the range of 4 kHz to 55.2 kHz simultaneously.

Telephony Support

The AD1821 contains a PHONE_IN input and a PHONE_OUT output. These pins are supplied so the AD1821 may be connected to a modem chip set, a telephone handset or down-line phone.

WSS and SoundBlaster Compatibility

Windows Sound System software audio compatibility is built into the AD1821.

SoundBlaster emulation is provided through the SoundBlaster register set and the internal music synthesizer. SoundBlaster Pro version 2.01 functions are supported, including record and Creative SoundBlaster ADPCM.

Virtually all applications developed for SoundBlaster, Windows Sound System, AdLib and MIDI MPU-401 platforms run on the AD1821 SoundComm® Controller. Follow the same development process for the controller as you would for these other devices.

As the AD1821 contains SoundBlaster (compatible) and Windows Sound System logical devices. You may find the following related development kits useful when developing AD1821 applications.

Developer Kit for SoundBlaster Series, 2nd ed. © 1993, Creative Labs, Inc., 1901 McCarthy Blvd., Milpitas, CA 95035 Microsoft Windows Sound System Driver Development Kit (CD), Version 2.0, © 1993, Microsoft Corp., One Microsoft Way, Redmond, WA 98052

The following reference texts can serve as additional sources of information on developing applications that run on the AD1821.

- S. De Furia & J. Scacciaferro, The MIDI Implementation Book, (© 1986, Third Earth, Pompton Lake)
- C. Petzold, Programming Windows: the Microsoft guide to writing applications for Windows 3.1, 3rd. ed., (© 1992, Microsoft Press. Redmond)
- K. Pohlmann, Principles of Digital Audio, (© 1989, Sams, **Indianapolis**)
- A. Stolz, The SoundBlaster Book, (© 1993, Abacaus, Grand Rapids)
- J. Strawn, Digital Audio Engineering, An Anthology, (© 1985, Kaufmann, Los Altos)

Yamamoto, MIDI Guidebook, 4th. ed., (© 1987, 1989, Roland Corp.)

Multimedia PC Capabilities

The AD1821 is MPC-2 and MPC-3 compliant. This compliance is achieved through the AD1821's flexible mixer and the embedded chip resources.

Music Synthesis

The AD1821 includes an embedded music synthesizer that emulates industry standard OPL3 FM synthesizer chips and delivers 20 voice polyphony. The internal synthesizer generates digital music data at 22.05 kHz and is summed into the DACs digital data stream prior to conversion. To sum synthesizer data with the ADC output, the ADC must be programmed for a 22.05 kHz sample rate.



The synthesizer is a hardware implementation of Eusynth-1+ code that was developed by Euphonics, a research and development company that specializes in audio processing and electronic music synthesis.

Wavetable MIDI Inputs

The AD1821 has a dedicated analog input for receiving an analog wavetable synthesizer output. Alternatively, a wavetable synthesizer's I²S formatted digital output can be directly connected to one of the AD1821's I2S serial ports. Digital wavetable data from the AD1821's I²S port may be summed with other digital data streams being handled by the AD1821 and then sent to the 16-bit $\Sigma\Delta$ DAC.

The primary interface for communicating MIDI data to and from the host PC is the compatible MPU-401 interface that operates in UART mode. The MPU-401 interface has two

built-in FIFOs: a 64 byte receive FIFO and a 16 byte transmit FIFO.

Game Port

An IBM-compatible game port interface is provided on chip. The game port supports up to two joysticks via a 15-pin D-sub connector. Joystick registers supporting the Microsoft Direct Input standard are included as part of the register map. The AD1821 may be programmed to automatically sample the game port and save the value in the Joystick Position Data Register. When enabled, this feature saves up to 10% CPU MIPS by off-loading the host from constantly polling the joystick port.

Volume Control

The registers that control the Master Volume output stage are accessible through the parallel port. Master Volume output can also be controlled through a 2-pin hardware interface. One pin is used to increase the gain, the other pin attenuates the output and both pins together entirely mute the output. Once muted, any further activity of these pins will unmute the AD1821's output.

Plug and Play Configuration

The AD1821 is fully Plug and Play configurable. For motherboard applications, the built-in Plug and Play protocol can be disabled with a software key providing a back door for the BIOS to configure the AD1821's logical devices. For information on the Plug and Play mode configuration process, see the Plug and Play ISA Specification Version 1.0a (May 5, 1994). All the AD1821's logical devices comply with Plug and Play resource definitions described in the specification.

The AD1821 may alternatively be configured using an optional Plug and Play Resource ROM. When the EEPROM is present, some additional AD1821 muxed-pin features become available. For example, pins that control an external modem logical device are muxed with the DSP serial port. Some of these pin option combinations are mutually exclusive (see Appendix A for more information).

REFERENCES

The AD1821 also complies with the following related specifications; they can be used as an additional reference to AD1821 operations beyond the material in this data sheet.

Plug and Play ISA Specification, Version 1.0a, © 1993, 1994, Intel Corp. & Microsoft Corp., One Microsoft Way, Redmond, WA 98052

Multimedia PC Level 2 Specification, © 1993, Multimedia PC Marketing Council, 1730 M St. NW, Suite 707, Washington, DC 20036

MIDI 1.0 Detailed Specification & Standard MIDI Files 1.0, © 1994, MIDI Manufacturers Association, PO Box 3173 La Habra, CA 90632-3173

Recommendation G.711-Pulse Code Modulation (PCM) Of Voice Frequencies (µ-Law & A-Law Companding), The International Telegraph and Telephone Consultative Committee IX Plenary Assembly Blue Book, Volume III - Fascicle III.4, General Aspects Of Digital Transmission Systems; Terminal Equipment's, Recommendations G.700 - G.795, (Geneva, 1988), ISBN 92-61-03341-5

IMA Digital Audio Doc-Pac (IMA-ADPCM), © 1992, Interactive Multimedia Association, 48 Maryland Avenue, Suite 202, Annapolis, MD 21401-8011

SERIAL INTERFACES

I²S Serial Ports

The two I²S serial ports on the AD1821 accept serial data in the following formats: Right-Justified, I²S-Justified and Left-Justified.

Figure 9 shows the right-justified mode. LRCLK is HI for the left channel and LO for the right channel. Data is valid on the rising edge of the BCLK. The MSB is delayed 16-bit clock periods from an LRCLK transition, so that when there are 64 BCLK periods per LRCLK period, the LSB of the data will be right-justified to the next LRCLK transition.




Figure 9. Serial Interface Right-Justified Mode

Figure 10 shows the I²S-justified mode. LRCLK is LO for the left channel and HI for the right channel. Data is valid on the rising edge of BCLK. The MSB is left-justified to an LRCLK transition, but with a single BCLK period delay.




Figure 10. Serial Interface I²S-Justified Mode

Figure 11 shows the left-justified mode. LRCLK is HI for the left channel and LO for the right channel. Data is valid on the rising edge of BCLK. The MSB is left-justified to an LRCLK transition, with no MSB delay.




Figure 11. Serial Interface Left-Justified Mode

Bidirectional DSP Serial Interface

The AD1821 SoundComm® Controller transmits and receives both data and control/status information through its DSP serial interface port (SPORT). The AD1821 is always the bus master and supplies the frame sync and the serial clock. The AD1821 has four pins assigned to the SPORT: SDI, SDO, SDFS, and SCLK. The SPORT has two operating modes: monitor and intercept. The SPORT always monitors the various data streams being processed by the AD1821. In intercept mode, any of the digital data streams can be manipulated by the DSP before reaching the final ADC or DAC stages.

The SDI and SDO pins handle the serial data input and output of the AD1821. Communication in and out of the AD1821 requires that bits of data be transmitted after a rising edge of SCLK and sampled on the falling edge of SCLK. The SCLK frequency is always 11 MHz (or 1/3 or XTALI).

DSP Serial Port Interface time slots are mapped as shown in Table I.

Table I. DSP Port Time Slot Map

Time Slot	SDI Pin	SDO Pin
0	Control Word Input	Status Word Output
1	Control Register Data Input	Control Register Data Output
2	* SS/SB ADC Right Input (to ISA)	SS/SB ADC Right Output (from Codec)
3	* SS/SB ADC Left Input (to ISA)	SS/SB ADC Left Output (from Codec)
4	* SS/SB DAC Right Input (to Codec)	SS/SB DAC Right Output (from ISA)
5	* SS/SB DAC Left Input (to Codec)	SS/SB DAC Left Output (from ISA)
6	* FM DAC Right Input (to Codec)	FM DAC Right Output (from FM Synth Block)
7	* FM DAC Left Input (to Codec)	FM DAC Left Output (from FM Synth Block)
8	* I ² S (1) DAC Right Input (to Codec)	I ² S (1) DAC Right Output (from I ² S Port [1])
9	* I ² S (1) DAC Left Input (to Codec)	I ² S (1) DAC Left Output (from I ² S Port [1])
10	* I ² S (0) DAC Right Input (to Codec)	I ² S (0) DAC Right Output (from I ² S Port [0])
11	* I ² S (0) DAC Left Input (to Codec)	I ² S (0) DAC Left Output (from I ² S Port [0])

^{*}This data is ignored by the AD1821 unless the channel pair is in intercept mode (see below).

At start-up (after pin reset), there are exactly 12 time slots per frame. The frame rate will be 57,291 and 2/3 Hz ($11\,MHz$ sclk/ (16 bits \times 12 slots)). Interfacing with an Analog Devices 21xx family DSP can be achieved by putting the ADSP-21xx in 24 slot per frame mode, where the first 12 and second 12 slots in the ADSP-21xx frame are identical.

The frame rate can be changed from its default by a write to the DFS(2:0) bits in register 33. Rate choices are: Maximum (57,291 and 2/3 Hz default), SS capture rate, SS playback rate, FM rate, I^2S Port (1) rate, or I^2S Port (0) rate. When the frame rate is less than 57,261 and 2/3 Hz, extra SCLK periods are added to fill up the time. The number of SCLK periods added will vary somewhat from frame to frame.

To control the sample data flow of each channel through the DSP Port, valid input, valid output and request bits are located in the control and status words. If the specified channel sample rate is equal to the frame rate, these bits may be ignored since they will always be set to "1".

By default, the DSP serial port allows only codec sample data I/O to be monitored. Intercept modes must be enabled to make substitutions in sample data flow to and from the codec. There are five bits in SS register 33, which enable intercept mode for SS capture, SS playback, FM playback, I^2S Port (1) playback and I^2S Port (0) playback.

Control Word Input (Slot 0 SDI)

15	14	13	12	11	10	9	8
FCLR	RES	RES	SSCVI	SSPVI	FMVI	IS1VI	IS0VI
7	6	5	4	3	2	1	0
ALIVE	R/W			IA[5:0]			

IA [5:0]	Indirect Register Address. Sound System Indirect Register Address defines the address of indirect registers shown	l
	in Table VI.	

R/W	Read/Write request. Either a read from or a write to an SS indirect register occurs every frame. Setting this bit ini-
	tiates an SS indirect register read while clearing this bit initiates an SS indirect register write.

ALIVE	DSP port alive bit. When set, this bit indicates to the power-down timer that the DSP port is active. When cleared,

this bit indicates that the DSP port is inactive.

ISOVI I²S Port 0 Substitution Data Input Valid Flag. This bit is ignored if: (1) Intercept mode is not enabled for the I²S port 0 channel pair, or (2) The AD1821 did not request data from the I²S port 0 channel pair in the previous frame. Otherwise, setting this bit indicates that slots 10 and 11 contain valid right and left I²S Port 0 substitution

data. When this bit is cleared, data in slots 10 and 11 is ignored.

I²S Port 1 Substitution Data Input Valid Flag. This bit is ignored if: (1) Intercept mode is not enabled for I²S port 1 channel pair or (2) The AD1821 did not request data from the I²S port channel pair in the previous frame. Otherwise, setting this bit indicates that Slots 8 and 9 contain valid right and left I²S Port 1 substitution data. When this bit is cleared, data in slots 8 and 9 is ignored.

FM Synthesis Substitution Data Input Valid Flag. This bit is ignored if: (1) Intercept mode is not enabled for the FM synthesis channel pair or (2) The AD1821 did not request data from the FM synthesis channel pair in the previous frame (see the FMRQ Bit 9 in the status word output). Otherwise, setting this bit to 1 indicates that slots 6 and 7 contain valid right and left FM synthesis channel substitution data. When this bit is reset to 0, data in slots 6 and 7 is ignored.

REV. 0 -17-

IS1VI

FMVI

SS = Sound System Mode

SB = SoundBlaster Mode

SSPVI

SS/SB Playback Substitution Data Input Valid Flag. This bit is ignored if: (1) Intercept mode is not enabled for SS/SB playback or (2) The AD1821 did not request data for SS/SB playback in the previous frame (see the SSPRQ bit in the Status Word Output). Otherwise, setting this bit indicates that Slots 4 and 5 contain valid right and left SS/SB playback substitution data. If in "capture rate equal to playback rate" mode, setting this bit also indicates that valid capture substitution data is being sent to the AD1821. If not in modem mode, right and left channel capture substitution data is accepted in Slots 2 and 3 respectively. If in modem mode, only mono capture substitution data is accepted in slots 2 and 3. When this bit is cleared, data in all slots controlled by this bit, as defined above, is ignored.

SSCVI

SS/SB Capture Substitution Data Input Valid Flag. This bit is ignored if: (1) Intercept mode is not enabled for SS/SB capture or (2) The AD1821 did not request data for SS/SB capture in the previous frame (see the SSCRQ bit in the Status Word Output). Otherwise, setting this bit indicates that valid SS/SB capture substitution data is being sent to the AD1821. If not in modem mode, or DSP port or ISA bus based, right and left channel capture data is accepted in Slots 2 and 3 respectively. If in modem mode, only mono capture substitution data is accepted in Slot 3, because Slot 2, which is mapped to the right capture channel, is being used for modem. This mono data will, however, be sent to both left and right ISA SS/SB capture channels. When this bit is cleared, data in Slots 3 and 2 is ignored.

RES

Reserved: To ensure future compatibility write "0" to all reserved bits.

FCLR

MB0

MB1

IS1V1

DSP Port Clear Status Flag. When this bit is set, (write 1), the PNPR and PDN flag bits in the status word (Bits 15 and 14 of slots 0 SDO) are cleared. When this bit is cleared, (writing a 0), it has no effect on PNPR and PDN and preserves them in the previous states.

Status Word Output (Slot 0 SDO)

15	14	13	12	11	10	9	8
PDN	PNPR	RES	SSCVO	SSPVO	FMVO	IS1VO	IS0VO
7	6	5	4	3	2	1	0
MB1	MB0	RES	SSCRQ	SSPRQ	FMRQ	IS1RQ	IS0RQ

ISORQ I²S Port (0) Input Request Flag. This bit is set if intercept mode is enabled for I²S Port (0) and its four-word stereo input buffer is not full.

IS1RQ I²S Port (1) Input Request Flag. This bit is set if intercept mode is enabled for I²S Port (1) and its four-word stereo input buffer is not full.

FMRQ FM Synthesis Input Request Flag. This bit is set if intercept mode is enabled for FM synthesis and its four-word stereo input buffer is not full.

SSPRQ SS/SB Capture Input Request Flag. This bit is set if intercept mode is enabled for SS/SB playback and its fourword stereo input buffer is not full.

SSCRQ SS/SB Capture Input Request Flag. This bit is set if intercept mode is enabled for SS/SB capture and its four-word stereo input buffer is not full.

Mailbox 0 Status Flag. This bit is set if the most recent action to SS indirect register 42 (DSP port Mail Box 1) was a write, and is cleared if the most recent action was a read. The status of this bit is also reflected in SS indirect register 33. It may be used as a handshake bit to facilitate communication between a DSP on the DSP port and a host CPU on the ISA bus.

Mailbox 1 Status Flag. This bit is set if the most recent action to SS indirect register 43 (DSP port Mail Box 1) was a write and is cleared if the most recent action was a read. The status of this bit is also reflected in SS indirect register 33. It may be used as a handshake bit to facilitate communication between a DSP on the DSP port and a host CPU on the ISA bus.

ISOVO I²S Port 0 Valid Out. This bit is set if Slots 10 and 11 contain valid right and left I²S Port 0 data.

I²S Port 1 Valid Out. This bit is set if Slots 8 and 9 contain valid right and left I²S Port 1 data.

FMVO FM Synthesis Valid Out. This bit is set if Slots 6 and 7 contain valid left and right FM synthesis data.

SSPVO SS/SB Playback Valid Out. This bit is set if Slots 4 and 5 contain valid right and left SS/SB playback data.

SSCVO SS/SB Capture Valid Out. This bit is set if valid SS/SB capture data is being transmitted. If not in a modem mode, Slots 2 and 3 will contain valid right and left SS/SB capture data. If in modem mode, only Slot 3 will contain valid left SS/SB capture data as Slot 2 and the ADC right channel are used by the modem.

-18- REV. 0

PNPR

Plug and Play Reset flag. This bit is set by an AD1821 reset (RESETB pin asserted LOW) or by a Plug and Play reset command. This bit is cleared by the assertion of the FCLR bit in the control word. While this bit is set, all attempts to write an SS indirect register via the DSP port will be ignored and fail. This is to ensure that Plug and Play resets are immediately applied to the application running on the DSP, without requiring them to continuously poll the Plug and Play reset status bit. During the frame in which this bit is cleared (by asserting FCLR), an attempt to write an SS indirect register will succeed. If the FCLR bit is continuously asserted, writes to indirect registers via the DSP port will always be enabled. A Plug and Play reset command will set this PNPR bit HIGH during at least one frame.

PDN

Power-Down flag. This bit is set by an AD1821 reset (RESETB pin asserted LOW), or by an AD1821 power-down. Before an AD1821 power-down sequence shuts down the DSP port, at least one frame will be sent with this bit set. This bit can be cleared by the assertion of the FCLR (DSP port status clear) bit in the control word, providing the AD1821 is no longer in power-down.

The SDFS pin is used for the serial interface frame synchronization. New frames are marked by a one SCLK duration HI pulse, driven out on SDFS, one serial clock period before the frame begins. Upon initializing, there are exactly 12 time slots per frame and 16 bits per time slot. The frame rate is 57,291 and 2/3 Hz (11 MHz SCLK /(16 bits \times 12 slots). The frame rate can also be changed from the default value by reprogramming the rate in registers. The frame rate can run at the default rate or be programmed to match the modem sample rate, ADC capture rate, DAC playback rate, music sample rate, $I^2S(1)$ sample rate or $I^2S(0)$ sample rate. When the frame rate is not equivalent to the sample rate, Valid Out, Request In and Valid In bits are used to control the sample data flow. When the frame rate is equivalent to the sample rate, Valid and Request bits can be ignored.




Figure 12. DSP Serial Interface (Default Frame Rate)




Figure 13. DSP Serial Interface (User Programmed Frame Rate)

REV. 0 -19-

Figure 14 illustrates the flexibility of the DSP Serial Port interface. This port can monitor or intercept any of the digital streams managed by the AD1821. Any ADC or DAC data stream can be intercepted by the port, shipped to an external DSP or ASIC manipulated, and returned to any DAC summing path or to the ADC.




Figure 14. DSP Serial Port

ISA INTERFACE

AD1821 Chip Registers

Table II, Chip Register Diagram, details the AD1821 direct register set available from the ISA Bus. Prior to any accesses by the host, the PC I/O addressable ports must be configured using the Plug and Play Resources.

Table II. Chip Register Diagram

Register Type-Register Name	Register PC I/O Address
Plug and Play	
ADDRESS	0x279
WRITE_DATA	0xA79
READ_DATA	Relocatable in Range 0x203 – 0x3FF
Sound System Codec	
CODEC REGISTERS	0x(SS Base+0 - SS Base+15)
	Relocatable in Range 0x100 – 0x3FF
	See Table V
SoundBlaster Pro	
Music0: Address (w), Status (r)	0x(SB Base) Relocatable in Range 0x010 - 0x3F0
Music0: Data (w)	0x(SB Base+1)
Music1: Address (w)	0x(SB Base+2)
Music1: Data (w)	0x(SB Base+3)
Mixer Address (w)	0x(SB Base+4)
Mixer Data (w)	0x(SB Base+5)
Reset (w)	0x(SB Base+6 or 7)
Music0: Address (w)	0x(SB Base+8)
Music0: Data (w)	0x(SB Base+9)
Input Data (r)	0x(SB Base+A or +B)
Status (r), Output Data (w)	0x(SB Base+C or +D)
Status (r)	0x(SB Base+E or +F)

Register Type-Register Name	Register PC I/O Address					
AdLib						
Music0: Address (w), Status (r)	0x(Adlib Base) Relocatable in Range 0x100 - 0x3F8					
Music0: Data (w)	0x(Adlib Base+1)					
Music1: Address (w)	0x(Adlib Base+2)					
Music1: Data (w)	0x(Adlib Base+3)					
MIDI MPU-401						
MIDI Data (r/w)	0x(MIDI Base) Relocatable in Range 0x100 – 0x3F8					
MIDI Status (r), Command (w)	0x(MIDI Base+1)					
Game Port						
Game Port I/O	0x(Game Base +0 to Game Base +7) Relocatable in Range					
0x100 - 0x3F8						

AD1821 Plug and Play Device Configuration Registers

The AD1821 may be configured according to the Intel/Microsoft Plug and Play Specification using the internal ROM. Alternatively, the PnP configuration sequence may be bypassed using the "Alternate Key Sequence" described in Appendix A.

The operating system configures/reconfigures AD1821 Plug and Play Logical Devices after system boot. There are no "boot-devices" among the Plug and Play Logical Devices in the AD1821. Non-Plug and Play BIOS systems configure the AD1821's Logical Devices after boot using drivers. Depending on BIOS implementations, Plug and Play BIOS systems may configure the AD1821's Logical Devices before POST or after Boot. See the *Plug and Play ISA Specification Version 1.0a* for more information on configuration control. To complete this configuration, the system reads resource data from the AD1821's on-chip resource ROM and from any other Plug and Play cards in the system, and then arbitrates the configuration of system resources with a heuristic algorithm. The algorithm maximizes the number of active devices and the acceptability of their configurations.

The system considers all Plug and Play logical device resource data at the same time and makes a conflict-free assignment of resources to the devices. If the system cannot assign a conflict-free resource to a device, the system does not configure or activate the device. All configured devices are activated.

The system's Plug and Play support selects all necessary drivers, starts them and maintains a list of system resources allocated to each logical device. As an option, system resources can be reassigned at runtime with a Plug and Play Resource Manager. The custom setup created using the manager can be saved and used automatically on subsequent system boots.

Plug and Play Device IDs (embedded in the logical device's resource data) provide the system with the information required to find and load the correct device drivers. One custom driver, the AD1821 Sound System driver from Analog Devices, is required for correct operation. In the other cases (MIDI, Game Port), the system can use generic drivers. Table III lists the AD1821's Logical Devices and compatible Plug and Play device drivers.

Logical Device NumberEmulated DeviceCompatible (Device ID)Device ID0Sound System—ADS71801MIDI MPU401 CompatiblePNPB006ADS71812Game/Joystick PortPNPB02FADS7182

Table III. Logical Devices and Compatible Plug and Play Device Drivers

The configuration process for the logical devices on the AD1821 is described in the *Plug and Play ISA Specification Version 1.0a (May 5, 1994*). The specification describes how to transfer the logical devices from their start-up *Wait For Key* state to the *Config* state and how to assign I/O ranges, interrupt channels and DMA channels. See Appendix A for an example setup program and specific Plug and Play resource data.

Table IV describes in detail the I/O Port Address Descriptors, DMA Channels, Interrupts for the functions required for the AD1821 Logical Device groups.

REV. 0 –21–

Table IV. Logical Device Configuration

LDN	PnP Function	Description
0	I/O Port Address Descriptor (0x60-0x61)	The SoundBlaster Pro address range is from 0x100 to 0x3F0. The typical address is 0x220. The range is 16 bytes long and must be aligned to a 16 byte memory boundary.
0	I/O Port Address Descriptor (0x62-0x63)	The Adlib address range is from 0x100 to 0x3F8. The typical address is 0x388. The range is 4 bytes long and must be aligned to an 8 byte memory boundary.
0	I/O Port Address Descriptor (0x64-0x65)	The Codec address range is from 0x100 to 0x3F8. The range is 16 bytes long and must be aligned to a 16 byte memory boundary.
0	Interrupt Request Level Select (0x70-0x71)	This IRQ is shared between the SB Pro device and the Codec. These devices require one of the following IRQ channels: 5, 7, 9, 11, 12 or 15. Typically, the IRQ is set to 5 or 7 for this device.
0	DMA Playback Channel Select (0x74)	This 8-bit channel is shared between the SB Pro device and the Codec for playback. These devices require one of the following DMA channels: 0, 1, 3. Typically, DMA channel 1 is set.
0	DMA Capture Channel Select (0x75)	This the DMA channel used for capturing Codec data. The Codec operates in single channel mode if a separate DMA channel for capture and playback is not assigned. The following DMA channels may be programmed: 0, 1, 3. DMA Channel 4 indicates single channel mode.
1	I/O Port Address Descriptor (0x60-0x61)	The MPU-401 compatible device address range is 0x100 to 0x3FE. Typical configurations use 0x330. The range is 2 bytes long and must be aligned to a 2 byte memory boundary.
1	Interrupt Request Level Select (0x70-0x71)	The MIDI device requires one of the following IRQ channels: 5, 7, 9, 11, 12 or 15.
2	I/O Port Address Descriptor (0x60-0x61)	The Game Port address range is from 0x100 to 0x3F8. The typical address is 0x200. The range is 8 bytes long and must be aligned to an 8 byte memory boundary.

NOTE

DMA channel 4 indicates single-channel mode.

Sound System Direct Registers

The AD1821 has a set of 16 programmable Sound System Direct Registers and 36 Indirect Registers. This section describes all the AD1821 registers and gives their address, name and initialization state/reset value. Following each register table is a list (in ascending order) of the full register name, its usage and its type: (RO) Read Only, (WO) Write Only, (STKY) Sticky, (RW) Read Write and Reserved (res). Table V is a map of the AD1821 direct registers.

Table V. Sound System Direct Registers

Direct									
Address	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	
SSBASE + 0	CRDY	VBL			INA	DR[5:0]			
SSBASE + 1	PI	CI	TI	VI	DI	RI	GI	SI	
SSBASE + 2				Indirect SS I	Oata [7:0]				
SSBASE + 3				Indirect SS 1	Data [15:8]				
SSBASE + 4	R	ES	PUR	COR	ORF	2 [1:0]	ORL [1:0]		
SSBASE + 5	PFH	PDR	PLR	PUL	CFH	CDR	CLR	CUL	
SSBASE + 6				PIO Playbac	k/Capture [7:	0]			
SSBASE + 7				RESEI	RVED				
SSBASE + 8	TRD	DAZ	PFMT [1:0]		PC/L	PST	PIO	PEN	
SSBASE + 9	R	ES	CFM	T [1:0]	PC/L	CST	CIO	CEN	
SSBASE + 10				RESE	RVED				
SSBASE + 11				RESE	RVED				
SSBASE + 12				JOYSTICK	DATA [7:0]				
SSBASE + 13	JRDY	JRDY JWRP JSEL [1:0] JMSK [3:0]							
SSBASE + 14				JAZ	XIS [7:0]	•	•		
SSBASE + 15	-	•		JA	XIS [15:8]			•	

-22-

[Base+0]	Chip/Modem Status/Indirect Address
Г	7 6 5 4 3 2 1 0 CRDY VBL INADR[5:0] RESET = [0x00]
L	CRD1 VBL INADR[3.0] RESET = [0x00]
INADR [5:0]	(RW) Indirect Address for Sound System (SS). These bits are used to access the Indirect Registers shown in Table VIII. All registers data must be written in pairs, low byte followed by high byte, by loading the Indirect SS Data Registers, (Base+2) and (Base+3).
VBL	Volume Button Location. When using an EEPROM to configure the PnP state of the AD1821, this bit determines whether PQFP Pins 1 and 2 (TQFP Pins 99 and 100) are used for VOL_UP and VOL_DN or I2S0_DATA and I2S0_LRCLK respectively. 0
CRDY	(RO) AD1821 Ready. The AD1821 asserts this bit when AD1821 can accept data. 0
[Base+1]	Interrupt Status
	7 6 5 4 3 2 1 0
	PI CI TI VI DI RI GI SI RESET = [0x00]
SI	 (RO) SoundBlaster generated Interrupt. 0 No interrupt 1 SoundBlaster interrupt pending
GI	 (RW) Game Interrupt (Sticky, Write "0" to Clear). No interrupt An interrupt is pending due to Digital Game Port data ready
RI	(RW) Ring Interrupt (Sticky, Write "0" to Clear). 0 No interrupt 1 An interrupt is pending due to a Hardware Ring pin being asserted
DI	(RW) DSP Interrupt (Sticky, Write "0" to Clear). 0 No interrupt 1 An interrupt is pending due to a write to the DIT bit in indirect register [33] bit <13>
VI	(RW) Volume Interrupt (Sticky, Write "0" to Clear). 0 No interrupt 1 An interrupt is pending due to Hardware Volume Button being pressed
TI	(RW) Timer Interrupt. This bit indicates there is an interrupt pending from the timer count registers. (Sticky, Write "0" to Clear). 0 No interrupt 1 Interrupt is pending from the timer count register
CI	 (RW) Capture Interrupt. This bit indicates that there is an interrupt pending from the capture DMA count register. (Sticky, Write "0" to Clear). 0 No interrupt 1 Interrupt is pending from the capture DMA count register
PI	 (RW) Playback Interrupt. This bit indicates that there is an interrupt pending from the playback DMA count register. (Sticky, Write "0" to Clear). 0 No interrupt 1 Interrupt is pending from the playback DMA count register
[Base+2]	Indirect SS Data Low Byte
	7 6 5 4 3 2 1 0 Indirect SS Data [7:0] RESET = [0xXX]
[R250 2]	Indirect SS Data High Byte
[Base+3]	
	$ \begin{array}{ccccccccccccccccccccccccccccccccc$
Indirect SS Data [15:0]	Indirect Sound System Data. Data in this register is written to the Sound System Indirect Register specified by the address contained in INDAR [5:0], Sound System Direct Register [Base+0]. Data is written when the Indirect SS Data High Byte value is loaded.

REV. 0 –23–

[Base+4] PIO Debug

7	6	5	4	3	2	1	0	_
RE	S	PUR	COR	ORR[1:0]	ORL	ـ[1:0]	RESET = [0x00]

All bits in this register are sticky until any write that clears all bits to 0.

ORL/ORR (RO) [1:0]

Overrange Left/Right detect. These bits record the largest output magnitude on the ADC right and left channels and are cleared to 00 after any write to this register. The peak amplitude as recorded by these bits is "sticky," i.e., the largest output magnitude recorded by these bits will persist until these bits are explicitly cleared. They are also cleared by powering down the chip.

ORL/ORR	ORL/ORR Over/Under Range Detection						
00	Less than -1 dB Underrange						
01	Between –1 dB and 0 dB Underrange						
10	Between 0 dB and 1 dB Overrange						
11	Greater than 1 dB Overrange						

COR (RO) Capture Over Run. The codec sets (1) this bit when capture data is not read within one sample period after the capture FIFO fills. When COR is set, the FIFO is full and the codec discards any new data generated. The codec clears this bit immediately after a 4 byte capture sample is read.

PUR (RO) Playback Under Run. The codec sets (1) this bit when playback data is not written within one sample period after the playback FIFO empties. The codec clears (0) this bit immediately after a 4 byte playback sample is written. When PUR is set, the playback channel has "run out" of data and either plays back a mid-scale value or repeats the last sample.

[Base+5] PIO Status

7	6	5	4	3	2	1	0	
PFH	PDR	PLR	PUL	CFH	CDR	CLR	CUL	RESET = [0x00]

CUL (RO) Capture Upper/Lower Sample. This bit indicates whether the PIO capture data ready is for the upper or lower byte of the channel.

0 Lower byte ready

1 Upper byte ready or any 8-bit mode

CLR (RO) Capture Left/Right Sample. This bit indicates whether the PIO capture data waiting is for the left channel ADC or the right channel ADC.

0 Right channel

1 Left channel or mono

CDR (RO) Capture Data Ready. The PIO Capture Data register contains data ready for reading by the host. This bit should be used only when direct programmed I/O data transfers are desired (FIFO has at least 4 bytes before full).

0 ADC is stale. Do not reread the information

1 ADC data is fresh. Ready for next host data read

CFH (RO) Capture FIFO Half Full. (FIFO has at least 32 bytes before full.)

PUL (RO) Playback Upper/Lower Sample. This bit indicates whether the PIO playback data needed is for the upper or lower byte of the channel.

0 Lower byte needed

1 Upper byte needed or any 8-bit mode

PLR (RO) Playback Left/Right Sample. This bit indicates whether the PIO playback data needed is or the left channel DAC or the right channel DAC.

0 Right channel needed

Left channel or mono

(RO) Playback Data Ready. The PIO Playback data register is ready for more data. This bit should only be used when direct programmed I/O data transfers are desired (FIFO can take at least 4 bytes).

0 DAC data is still valid. Do not overwrite

1 DAC data is stale. Ready for next host data write value

PFH (RO) Playback FIFO Half Empty. FIFO can take at least 32-bytes, 8 groups of 4-bytes.

-24- REV. 0

PDR

[Base+6] PIO Data

7 6 5 4 3 2 1 0

PIO Playback/Capture [7:0] RESET = [0x00]

PIO Playback/ Capture [7:0]

The Programmed I/O (PIO) Data Registers for capture and playback are mapped to the same address. Writes send data to the Playback Register and reads will receive data from the Capture Register.

Reading this register will increment the capture byte state machine so that the following read will be from the next appropriate byte in the sample. The exact byte may be determined by reading the PIO Status Register. Once all relevant bytes have been read, the state machine will stay pointed to the last byte of the sample until a new sample is received.

Writing data to this register will increment the playback byte tracking state machine so that the following write will be to the correct byte of the sample. Once all bytes have been written, subsequent byte writes will be ignored. The state machine is reset when the current sample is transferred.

Note: All writes to the FIFO "MUST" contain 4 bytes of data.

- * 1 sample of 16-bit stereo
- * 2 samples of 16-bit mono
- * 2 samples of 8-bit stereo (Linear PCM, μ-law PCM, A-Law PCM)
- * 4 samples of 8-bit mono (Linear PCM, µ-law PCM, A-Law PCM)

[Base+7] Reserved

7	6	5	4	3	2	1	0	
			Reserve	ed [7:0]				RESET = [0xXX]

[Base+8] Playback Configuration

7	6	5	4	3	2	1	0	_
TRD	DAZ	PFMT	[1:0]	PC/L	PST	PIO	PEN	RESET = [0x00]

PEN (RW) Playback Enable. This bit enables or disables programmed I/O data playback.

0 Disable

1 Enable

PIO (RW) Programmed Input/Output. This bit determines whether the playback data is transferred via DMA or PIO.

0 DMA transfers only

1 PIO transfers only

PST (RW) Playback Stereo/Mono select. These bits select stereo or mono formatting for the input audio data streams. In stereo, the Codec alternates samples between channels to provide left and right channel in-

put. For mono, the Codec captures samples on the left channel stereo.

0 Mono

1 Stereo

PC/L (RW) Playback Companded/Linear Select. This bit selects between a linear digital representation of the audio signal or a nonlinear companded format for all output data. The type of linear PCM or the type of companded for-

mat is defined by PFMT [1:0].

0 Linear PCM

1 Companded

PFMT [1:0] (RW) Playback Format. Use these bits to select the playback data format for output data according to Table VI and

Figure 15.

DAZ (RW) DAC zero. This bit forces the DAC to zero.

0 Repeat last sample

1 Force DAC to ZERO

TRD (RW) Transfer Request Disable. This bit enables or disables Codec DMA transfers during a Codec interrupt (indicated by the SS Codec Status register's INT bit being set [1]). This assumes Codec DMA transfers were en-

abled and the PEN or CEN bits are set.

0 Transfer Request Enable

1 Transfer Request Disable

After setting format bits, sample data into the AD1821 must be ordered according to Figure 15, Table VI.




Figure 15. Codec Transfers

Table VI. Codec Transfers

ST	FMT1 FMT0 C/L	Format	Byte 3 MSB LSB	Byte 2 MSB LSB	Byte 1 MSB LSB	Byte 0 MSB LSB
0	000	Mono Linear, 8-Bit Unsigned	Sample 3 8 Bits Left Channel	Sample 2 8 Bits Left Channel	Sample 1 8 Bits Left Channel	Sample 0 8 Bits Left Channel
1	000	Stereo Linear, 8-Bit Unsigned	Sample 1 8 Bits Right Channel	Sample 1 8 Bits Left Channel	Sample 0 8 Bits Right Channel	Sample 0 8 Bits Left Channel
0	001	Mono μ-Law, 8-Bit Companded	Sample 3 8 Bits Left Channel	Sample 2 8 Bits Left Channel	Sample 1 8 Bits Left Channel	Sample 0 8 Bits Left Channel
1	001	Stereo μ-Law, 8-Bit Companded	Sample 1 8 Bits Right Channel	Sample 1 8 Bits Left Channel	Sample 0 8 Bits Right Channel	Sample 0 8 Bits Left Channel
0	010	Mono Linear 16-Bit Little Endian	Sample 1 Upper 8 Bits Left Channel	Sample 1 Lower 8 Bits Left Channel	Sample 0 Upper 8 Bits Left Channel	Sample 0 Lower 8 Bits Left Channel
1	010	Stereo Linear 16-Bit Little Endian	Sample 0 Upper 8 Bits Right Channel	Sample 0 Lower 8 Bits Right Channel	Sample 0 Upper 8 Bits Left Channel	Sample 0 Lower 8 Bits Left Channel
0	011	Mono A-Law, 8-Bit Companded	Sample 3 8 Bits Left Channel	Sample 2 8 Bits Left Channel	Sample 1 8 Bits Left Channel	Sample 0 8 Bits Left Channel
1	011	Stereo A-Law, 8-Bit Companded	Sample 1 8 Bits Right Channel	Sample 1 8 Bits Left Channel	Sample 0 8 Bits Right Channel	Sample 0 8 Bits Left Channel
0	100	Reserved				
1	100	Reserved				
0	101	Reserved				
1	101	Reserved				
0	110	Mono Linear, 16-Bit Big Endian	Sample 1 Lower 8 Bits Left Channel	Sample 1 Upper 8 Bits Left Channel	Sample 0 Lower 8 Bits Left Channel	Sample 0 Upper 8 Bits Left Channel
0	110	Stereo Linear, 16-Bit Big Endian	Sample 0 Lower 8 Bits Right+ Channel	Sample 0 Upper 8 Bits Left Channel	Sample 0 Lower 8 Bits Left Channel	Sample 0 Upper 8 Bits Left Channel
0	111	Reserved				
1	111	Reserved				

[Base+9] **Capture Configuration** RESET = [0x00]**CEN** (RW) Capture Enable. This bit enables or disables data capture. 0 Disable 1 Enable CIO (RW) Capture Programmed I/O. This bit determines whether the capture data is transferred via DMA or PIO. 0 **DMA** PIO 1 **CST** (RW) Capture Stereo/Mono Select. This bit selects stereo or mono formatting for the input audio data streams. In stereo, the Codec alternates samples between channels to provide left and right channel input. For mono, the Codec captures samples on the left channel. Mono Stereo CC/L (RW) Capture Companded/Linear Select. This bit selects between a linear digital representation of the audio signal or a nonlinear, companded format for all output data. The type of linear PCM or the type of companded format is defined by CFMT [1:0]. Linear PCM 1 Companded CFMT [1:0] (RW) Capture Format. Use these bits to select the format for capture data according to the following Table VI and Figure 15. [Base+10] Reserved RESET = [0xXX][Base+11] Reserved RESERVED RESET = [0xXX]Joystick RAW DATA [Base+12] Joystick Data [7:0] Joystick Data (RO) Joystick Data. Joystick Data (identical to 0x201): Writes to this register are ignored. [Base+13] **Joystick Control** JWRP RESET = 0xF0**JRDY** JMSK [3:0] (RW) Joystick Axis Mask. JRDY bit calculated based on axes selected by JMSK only. xxx1 Enable AX Enable AY xx1x

JSEL [1:0] (RW) Joystick Select. Selects one of four joystick axis register sets according to the following table:

x1xx

1xxx

	Read AX (16 Bits) from [Base+14] & [Base+15]
01	Read AY (16 Bits) from [Base+14] & [Base+15]
10	Read BX (16 Bits) from [Base+14] & [Base+15]
11	Read BY (16 Bits) from [Base+14] & [Base+15]

Enable BX

Enable BY

JWRP (RW) Joystick Wrapmode. Continuous Joystick sampling mode—sampling automatically restarted every ~16 ms.

JRDY (RO) Joystick Ready. Sampling complete, joystick data ready for reading.

Note: Sampling must be started manually if JWRP is set before any sampling cycles are run. To start sampling after setting the JWRP bit, write to the joystick port [Base+14].

[Base+14] Joystick Position Data Low Byte

7	6	5	4	3	2	1	0	
			JAXIS	/ '[] [RESET = [0xFF]

JAXIS [7:0] (RO) Joystick Axis Low Byte.

Note: Axis to be read through this register is selected by the JSEL bits in the control register. A write to this register starts a sampling cycle.

[Base+15] Joystick Position Data High Byte

7	6	5	4	3	2	1	0	_
			JAXIS	[15:8]				RESET = [0xFF]

JAXIS [15:8] (RO) Joystick Axis High Byte.

Note: Axis to be read through this register is selected by the JSEL bits in the control register. A write to this register starts a sampling cycle.

Sound System Indirect Registers

Writing Indirect Registers

All Indirect Registers "MUST" be written in pairs: low byte followed by high byte. The Indirect Address Register [SSBASE+0] holds the address for a register pair, the Indirect Low Data Byte [SSBASE+2] is used to write low data byte and the Indirect High Data Byte [SSBASE+3] is used to write the high data byte. The low data byte is held in the temporary register until the upper byte is written.

Programming Example

"Write Sample Rate for Voice Playback at 11,000 Hz (0x2AF8)"

1) Write [SSBASE+0] with 0x02 ; indirect register for voice playback sample rate

2) Write [SSBASE+2] with 0xF8 ; low byte of 16-bit sample rate register 3) Write [SSBASE+3] with 0x2A ; high byte of 16-bit sample rate register

Reading Indirect Registers

All indirect registers can be individually read. The Sound System Indirect Address Register [SSBASE+0] holds the address for a register pair, the Indirect Low Data Byte [SSBASE+2] is used to read low data byte and Indirect High Data Byte [SSBASE+3] is used to read the High data byte.

Programming Example

"Read Sample Rate for Voice Playback set to 11,000 Hz (0x2AF8)"

Write [SSBASE+0] with 0x02
 Read [SSBASE+2]
 Read [SSBASE+3]
 ; indirect register for voice playback sample rate
 ; low byte of 16-bit sample rate register set to 0xF8
 ; high byte of 16-bit sample rate register set to 0x2A

ISR Saves and Restores

For Interrupt Service Routines, ISRs, it is necessary to save and restore the Indirect Address and the Low Byte Temporary Data holding registers inside the ISR.

Programming Example

"Save/Restore during an ISR"

Beginning of ISR:

Read [SSBASE+0] ; save Indirect Address register to TMP_IA
 Write [SSBASE+0] with 0x00; ; indirect Register for Low Byte Temporary Data
 Read [SSBASE+2] ; save Low Byte Temporary data to TMP_LBT

4) ISR Code ; ISR routine

5) Write [SSBASE+2] with TMP_LBT ; restore Low Byte Temporary data TMP_LBT 6) Write [SSBASE+0] with TMP_IA ; restore Indirect Address Register to TMP_IA

7) Return from Interrupt ; return from ISR

-28- REV. 0

Table VII. Indirect Register Map and Reset/Default States

Address	Register Name	Reset/ Default State
00	Low Byte TMP	0xXX
01	Interrupt Enable and External Control	0x0102
02	Voice Playback Sample Rate	0x1F40
03	Voice Capture Sample Rate	0x1F40
04	Voice Attenuation	0x8080
05	FM Attenuation	0x8080
06	I ² S(1) Attenuation	0x8080
07	I ² S(0) Attenuation	0x8080
08	Playback Base Count	0x0000
09	Playback Current Count	0x0000
10	Capture Base Count	0x0000
11	Capture Current Count	0x0000
12	Timer Base Count	0x0000
13	Timer Current Count	0x0000
14	Master Volume Attenuation	0x0000
15	CD Gain/Attenuation	0x8888
16	Synth Gain/Attenuation	0x8888
17	Video Gain/Attenuation	0x8888
18	Line Gain/Attenuation	0x8888
19	Mic/PHONE-IN Gain/Attenuation	0x8888
20	ADC Source Select and ADC PGA	0x0000
32	Chip Configuration	0x00F0
33	DSP Configuration	0x0000
34	FM Sample Rate	0x5622
35	I ² S(1) Sample Rate	0xAC44
36	I ² S(0) Sample Rate	0xAC44
37	Reserved	0x0000
38	Programmable Clock Rate	0xAC44
39	3D Phat™ Stereo Control/PHONE_OUT Gain Attenuation	0x8000
40	Reserved	0x0000
41	Hardware Volume Button Modifier	0xXX1B
42	DSP Mailbox 0	0x0000
43	DSP Mailbox 1	0x0000
44	Power-Down and Timer Control	0x0000
45	Version ID	0x0000
46	Reserved	0x0000

REV. 0 -29-

Table VIII. Sound System Indirect Registers

			(High	Byte)								(Low	Byte)			
ADDRESS	7	6	5	4	3	2	1	0	7	6	5	4	3	2	1	0
00 (0x00)				R	ES							LBT	D [7:0]			
01 (0x01)	PIE	CIE	TIE	VIE	DIE	RIE	JIE	SIE			RI	ES			XC1	XC0
02 (0x02)				VPSR	[15.8]							VPSF	R [7:0]			
03 (0x03)				VCSR	[15:8]							VCSI	R [7:0]			
04 (0x04)	LVM	RES			LVA	[5:0]			RVM	RES			RVA	A [5:0]		
05 (0x05)	LFMM	RES			LFM.	A [5:0]			RFMM	RES			RFM	A [5:0]		
06 (0x06)	LS1M	RES			LS1/	A [5:0]			RS1M	RES			RS1	A [5:0]		
07 (0x07)	LS0M	RES			LS0/	A [5:0]			RS0M	RES			RS0	A [5:0]		
08 (0x08)				PBC	[15:8]							PBC	[7:0]			
09 (0x09)				PCC	[15:8]							PCC	[7:0]			
10 (0x0A)				CBC	[15:8]							CBC	[7:0]			
11 (0x0B)				CCC	[15:8]							CCC	[7:0]			
12 (0x0C)				TBC	[15:8]							TBC	[7:0]			
13 (0x0D)				TCC	[15:8]							TCC	[7:0]			
14 (0x0E)	LMVM	R	ES			LMVA [4:0			RMVM	R	ES			RMVA [4:0)]	
15 (0x0F)	LCDM		ES			LCDA [4:0			RCDM		ES			RCDA [4:0	,	
16 (0x10)	LSYM		ES			LSYA [4:0]]		RSYM		ES			RSYA [4:0]	
17 (0x11)	LVDM	R	ES			LVDA [4:0]		RVDM	R	ES			RVDA [4:0)]	
18 (0x12)	LLM	R	ES			LLA [4:0]			RLM	R	ES			RLA [4:0]		
19 (0x13)	MCM	M20	RES			MCA [4:0]			PIM	PIM RES PIA [3:0] RE						RES
20 (0x14)	LAGC		LAS [2:0]			LAG	[3:0]		RAGC		RAS [2:0]			RAG	G [3:0]	
32 (0x20)	WSE	CDE	RES	CNP		R	ES			COF	[3:0]		I2SF	1 [1:0]	I2SF([1:0]
33 (0x21)	DS1	DS0	DIT		ES	ADR	I1T	I0T	CPI	PBI	FMI	I1I	I01		DFS [2:0]	
34 (0x22)			•	FSMR	[15:8]							FMS	R [7:0]			
35 (0x23)				S1SR	[15:8]							S1SF	2 [7:0]			
36 (0x24)				S0SR	[15:8]							SOSE	2 [7:0]			
37 (0x25)				R	ES							R	ES			
38 (0x26)				PCR	[15:8]							PCR	[7:0]			
39 (0x27)	3DDM	R	ES		3DE	[3:0]		RES	POM	R	ES			POA [4:0]	
40 (0x28)					ES	•						R	ES		•	
41 (0x29)				Rl	ES				VMU VUP VDN BM [4:0]							
42 (0x2A)				MB0R					MB0R [7:0]							
43 (0x2B)				MB1R	[15:8]				MB1R [7:0]							
44 (0x2C)	CPD	RES	PIW	PIR	PAA	PDA	PDP	PTB	PTB 3D PD3D GPSP RES							
45 (0x2D)				VER [15:8]					VER [7:0]							
46 (0x2E)				RES					RES							

[00] I	NDIRE	CT LO	<i>N</i> BYTI	E TMP									DEFAU	U LT =	[0xXX]
7	6	5	4	3	2	1	0	7	6	5	4	3	2	1	0
	RES										LBTE	7:0]			

LBTD [7:0] Low Byte Temporary Data holding latch for register pair writes; Written on any write to [SSBase + 2], Read from [SSBase + 2] when the indirect address is 0x00.

[01] I	NTERF	RUPT E	NABLE		DEFAU	U LT = [0x0102]									
7	6	5	4	3	2	1	0	7	6	5	4	3	2	1	0	
PIE	CIE	TIE	VIE	DIE	RIE			XC1	XC0							
XC0]	RW	PCLKO. COF must be greater than 11 for PCLKO to be disabled, see SS [32].													
XC1	ů															
SIE]	RING-IN Interrupt. RW SoundBlaster Interrupt Enable; 0 SoundBlaster Interrupt disabled 1 SoundBlaster Interrupt enabled														
JIE]	RW	Joyst 0 1		ystick I	nterrupt	disable enable									

													10	1004
													AD	1821
RIE	RW			Enable;										
		0 1		g Interrup g Interrup										
DIE	RW			Enable;	or chab	ica								
		0		P Interrup										
VIE	RW	1 Volum		P Interrup			software	incram	ants/dac	ramants	RUT	TON MO	DIEIE	TR via
VIL	ICVV											es not cha		
		0 1		ume Inter ume Inter										
TIE	RW	_		ot Enable	_	iiabieu								
		0	Tin	ner Interru	upt dis									
CIE	RW	1 Cantur		ner Interri rupt Enab	-	abled								
CIL	ICVV	0		ture Inte		lisabled								
PIE	RW	1 Dlavba		oture Inter rupt Enal		nabled								
FIE	K V V	0		/back Inte		disable	ł							
		1	Play	back Inte	errupt	enabled								
[02] VOIC	E PLAYE	BACK SA		RATE								DEFAUI	T = [0x1F40]
7 6	5	VPSR	3	2	1	0	7	6	5	4	3 2 [7:0]	2	1	
7 6 VCSR [15:0		VCSR apture Sa		ate. The s	ample	o rate ca	7 I n be prog	gramme	5 d from 4		3 2 [7:0] 55.2 k	2 Hz in 1 he	1 ertz inc	crements.
		if CNP bi										default ca		
[04] VOIC	CE ATTE	NUATIO	N									DEFAUL	T = [0x8080]
7 6	5	4	3	2	1	0	7	6	5	4	3		1	0
LVM RES	5		LVA	[5:0]			RVM	RES				RVA [5:0]		
RVA [5:0]		oice Atten –94.5 dB.		for Playba	ack cha	nnel. T	he LSB	represei	nts -1.5	dB, 000	000 =	0 dB and	the ra	ange is
RVM	_	oice Mute												
LVA [5:0]		ce Attenu –94.5 dB	ation fo	r Playbac	k chan	nel. Th	e LSB re	epresent	s -1.5 d	B, 0000	00 = 0) dB and t	he rar	ige is
LVM		ce Mute.	0 = U	nmuted	1 = Mı	ıted								
	ATTENUA		0 0	illiated,	1 1/1	atou.						DEFAUI	т – 1	[ก•รกรก]
7 6		4	3	2	1	0	7	6	5	4	3	2	1	0
LFMM RE	S		LFMA	[5:0]			RFMM	RES				RFMA [5:0]	
RFMA [5:0]		Music At e is 0 dB			intern	al Musi	c Synthe	sizer. T	he LSB	represen	its –1.5	dB, 0000	00 = 0	0 dB and
RFMM	_	Music M			ed, 1 =	- Muteo	i.							
LFMA [5:0]					nternal	Music	Synthesi	izer. Th	e LSB re	present	s –1.5 d	lB, 00000	0 = 0	dB and th
LFMM	_	0 dB to – ⁄Iusic Mu			d. 1 =	Muted								
$[06] I^2S(1)$			0 –	- Illiutt	, <u>.</u>	., <u>.</u>						DEFAUI	т_!	[ሁሉ ያህ ልህ]
7 6		4	3	2	1	0	7	6	5	4	3	2	_1 - 1	(UXOUOU)

 $RS1A~[5:0] \qquad Right~I^2S(1)~Attenuation~register.~The~LSB~represents~-1.5~dB,~000000=0~dB~and~the~range~is~0~dB~to~-94.5~dB.$

LS1A [5:0]

LS1M

RS1M RES

RS1A [5:0]

RES

Right $I^2S(1)$ Mute. 0 = Unmuted, 1 = Muted. RS1M Left $I^2S(1)$ Attenuation register. The LSB represents -1.5 dB, 000000 = 0 dB and the range is 0 dB to -94.5 dB. LS1A [5:0] Left $I^2S(1)$ Mute. 0 = Unmuted, 1 = Muted. LS1M [07] I²S(0) ATTENUATION DEFAULT = [0x8080]LS0M RES Right I²S(0) Attenuation register. The LSB represents -1.5 dB, 000000 = 0 dB and the range is 0 dB to -94.5 dB. RS0A [5:0] Right $I^2S(0)$ Mute. 0 = Unmuted, 1 = Muted. RS0M Left I²S(0) Attenuation register. The LSB represents -1.5 dB, 000000 = 0 dB and the range is 0 dB to -94.5 dB. LS0A [5:0] LS0M Left $I^2S(0)$ Mute. 0 = Unmuted, 1 = Muted. DEFAULT = [0x0000][08] PLAYBACK BASE COUNT

PBC [15:8]

PBC [15:0] Playback Base Count. This register is for loading the Playback DMA Count. Writing a value to this register also loads the same data into the Playback Current Count register. You must load this register when Playback Enable (PEN) is deasserted. When PEN is asserted, the Playback Current Count decrements once for every four bytes transferred via a DMA cycle. The next transfer, after zero is reached in the Playback Current Count, will generate an interrupt and reload the Playback Current Count with the value in the Playback Base Count. The Playback Base Count should always be programmed to Number Bytes divided by four, minus one ((Number Bytes/4) -1). The circular software DMA buffer must be divisible by four to ensure proper operation.

[09]	PLAYB	ACK C	URREN	T COU	NT							I	DEFAU	LT = [0]	0x0000]
7	6	5	4	3	2	1	0	7	6	5	4	3	2	1	0
	PCC [15:8]										PCC	[7:0]			

PCC [15:0] Playback Current Count register. Contains the current Playback DMA Count. Reads and Writes must be done when PEN is deasserted.

[10]	CAPTU	RE BA	SE CO	UNT]	DEFAU	LT = [0])x0000]
7	6	5	4	3	2	1	0	7	6	5	4	3	2	1	0
					CBC	[7:0]									

CBC [15:0] Capture Base Count. This register is for loading the Capture DMA Count. Writing a value to this register also loads the same data into the Capture Current Count register. Loading must be done when Capture Enable (CEN) is deasserted. When CEN is asserted, the Capture Current Count decrements once for every four bytes transferred via a DMA cycle. The next transfer, after zero is reached in the Capture Current Count, will generate an interrupt and reload the Capture Current Count with the value in the Capture Base Count. The Capture Base Count should always be programmed to Number Bytes divided by four, minus one ((Number Bytes/4) -1). The circular software DMA buffer must be divisible by four to ensure proper operation.

[11]	CAPTU	RE CU	RRENT	COUN	ΙT]	DEFAU	LT = [0]	00000]
7	6	5	4	3	2	1	0	7	6	5	4	3	2	1	0
					CCC	[7:0]									

CCC [15:0] Capture Current Count register. Contains the current Capture DMA Count. Reading and Writing must be done when CEN is deasserted.

[12] TIMER BASE COUNT DEFAULT = [0x00												0x0000]			
. 7	6	5	4	3	2	1	0	7	6	5	4	3	2	1	0
TBC [15:8]											TBC	[7:0]			

Timer Base Count. Register for loading the Timer Count. Writing a value to this register also loads the same data TBC [15:0] into the Timer Current Count register. Loading must be done when Timer Enable (TE) is deasserted. When TE is asserted, the Timer Current Count register decrements once for every specified time period. The time period (10 µs or 100 ms) is programmed via the PTB bit in SS [44]. When TE is asserted, the Timer Current Count decrements once every time period. The next count, after zero is reached in the Timer Current Count register, will generate an interrupt and reload the Timer Current Count register with the value in the Timer Current Count register.

-32-

REV. 0

														AD18	21
[13]	TIME	ER CURR	RENT CO	UNT									DEFAUI	LT = [0x]	(0000
7	6	5	4	3	2	1	0	7	6	5	4	3	2	1	0
			TCC [15:8]							TCC	[7:0]			
TCC [1	15:0]		OMA Curr easserted.	ent Cou	ınt registe	er. Cor	ntains t	he curren	t time	er count.	Reading	g and W	riting must	t be done	e when
[14]	MAS	TER VO	LUME AT	TENU.	ATION								DEFAUL	T = [0x]	0000]
7	6	5	4	3	2	1	0	7	6	5	4	3	2	1	0
LMVM		RES		LM	IVA [4:0]			RMVM	I	RES			RMVA [4:0]		
RMVA	A [4:0]	-46.5 dl	B. This reg	ister is a	dded wit	h the H	[ardwa	re Volume	Butto	on Modifi	er value	to prod	e range is 0 luce the fina more details	l DAC N	⁄laster
RMVN	Л	Right M	laster Volu	me Mu	te. $0 = U$	nmute	d, 1 =	Muted.							
LMVA		-46.5 dl	B. This reg	ister is a	dded witl	h the H	[ardwa	re Volume	Butto	n Modifi	er value	to prod	range is 0 d luce the fina more details	l DAC N	⁄laster
LMVN	Л	Left Ma	ster Volun	ne Mute	0 = Un	muted	1 = N	Iuted.							
			ENUATI										DEFAUL		
7	6	5	4	3	2	1	0	7	6	5	4	3	2	1	0
LCDM		RES		LC	DA [4:0]			RCDM	I	RES			RCDA [4:0]		
RCDA RCDM LCDA LCDM	И . [4:0] И	Right Co Left CD Left CD	D Mute. 0	= Unm on. The = Unmu	nuted, 1 = e LSB re ited, 1 =	= Mute presen	ed. ts –1.5					Ü	s +12 dB to +12 dB to - DEFAUL	-34.5 dB	
7	6	5	4	3	2	1	0	7	6	5	4	3	2	1	0
LSYM		RES		LS	YA [4:0]			RSYM	I	RES			RSYA [4:0]		
RSYA RSYM LSYA LSYM	[[4:0]	Right SY Left SY Left SY	YNTH Mı	ite. 0 = nuation. e. 0 = U	Unmuted . The LS	d, 1 = B repre	Muteo esents	l. -1.5 dB, (ge is +12 d e is +12 dE DEFAUL	3 to -34.	5 dB.
7	6	5	4	3	2	1	0	7	6	5	4	3	2	1 – toxe	0
LVDM		RES		LV	DA [4:0]			RVDM	F	RES			RVDA [4:0]		
RVDA RVDM LVDA LVDM	1 [4:0] 1	Right VI Left VII Left VII	ID Mute. (D Attenua D Mute. 0	0 = Unn tion. Th = Unm	nute, 1 = ne LSB re	: Muteo epreser	d. nts -1.5					Ü	s +12 dB to +12 dB to	–34.5 dI	3.
			ΓΤΕΝUAT		0		_		_	-		_	DEFAUL		
7	6	5 DEC	4	3	2	1	0	7	6	5	4	3	2	1	0
LLM		RES		Ll	LA [4:0]			RLM	ŀ	RES			RLA [4:0]		

RLA [4:0] Right LINE Attenuation. The LSB represents -1.5 dB, 00000 = +12 dB and the range is +12 dB to -34.5 dB.

RLM Right Line Mute. 0 = Unmuted, 1 = Muted.

LLA [4:0] Left LINE Attenuation. The LSB represents -1.5 dB, 00000 = +12 dB and the range is +12 dB to -34.5 dB.

LLM Left Line Mute. 0 = Unmuted, 1 = Muted.

REV. 0 -33-

[19] MIC/P 2	HONE_IN GAIN/ATTENUATION 5 4 3 2 1 0 7 6 5 4 3 2 1 0
MCM M20	RES MCA [4:0] PIM RES PIA [3:0] RES
PIA [3:0] PIM MCA [4:0] M20 MCM	PHONE_IN Attenuation. The LSB represents -3 dB, $0000 = 0$ dB and the range is 0 dB to -45 dB. PHONE_IN Mute. Microphone Attenuation. The LSB represents -1.5 dB, $00000 = +12$ dB and the range is ± 12 dB to -34.5 dB. Microphone 20 dB Gain. The M20-bit enables the Microphone $+20$ dB gain stage. Microphone Mute.
[20] ADC S	OURCE SELECT AND ADC PGA DEFAULT = [0x0000]
7 6	5 4 3 2 1 0 7 6 5 4 3 2 1 0
	LAS [2:0] LAG [3:0] RAGC RAS [2:0] RAG [3:0]
RAG [3:0]	Right ADC Gain Control ADC source select and Gain. For Gain, LSB represents $+1.5$ dB, $0000 = 0$ dB and the range is 0 dB to $+22.5$ dB.
RAGC LAG [3:0]	Right Automatic Gain Control (AGC) Enable, 0 = Enabled, 1 = Disabled. Left ADC Gain Control ADC source select and Gain. For Gain, LSB represents +1.5 dB, 0000 = 0 dB and the range is 0 dB to +22.5 dB.
LAGC	Left Automatic Gain Control (AGC) Enable, 0 = Enabled, 1 = Disabled.
RAS [2:0] 000 001 010 011 100 101	ADC Right Input Source LAS [2:0] ADC Left Input Source R_LINE 000 L_LINE R_OUT 001 L_OUT R_CD 010 L_CD R_SYNTH 011 L_SYNTH R_VID 100 L_VID Mono Mix 101 MIC
110 111	Reserved 110 PHONE_IN Reserved 111 Reserved
	CONFIGURATION DEFAULT = [0x00F0] 5 4 3 2 1 0 7 6 5 4 3 2 1 0 RES CNP RES IME IMR COF [3:0] I²SF1 [1:0] I²SF0 [1:0]
I ² SF0 [1:0] I ² SF1 [1:0]	I ² S Port Configuration for serial data type. 00 Disabled 01 Right Justified 10 I ² S Justified 11 Left Justified
COF [3:0]	Clock Output Frequency. Programmable clock output on PCLKO pin is determined using the following formula $PCLKO = 256 \times PCR/2^{COF}$ where $COF = 0:11$ and PCR is the value of the Programmable Clock Rate Register, SS [38]. If $COF > 11$, then $PCLKO$ is disabled.
CNP	Capture not equal to Playback. $0 = \text{Capture equals Playback}$. The capture sample rate is determined by the playback sample rate in SS [02]. $1 = \text{Capture not equal to Playback}$.
CDE	CD Enable, Set to "1" when a CD player is connected to I ² S (0).
WSE	Sound System Enable. 0 = SoundBlaster Mode. 1 = Sound System Mode under Windows. Note: When in SoundBlaster Mode, the Codec ADC and DAC channels will be used solely for converting SoundBlaster data.

DEFAULT = [0x0000][33] DSP CONFIGURATION 6 5 6 3 1 DS0 CPI PBI DS1 DIT RES **FMI** IOI DFS [2:0] DFS [2:0] DSP Frame Sync Source. Sets the DSP Port Frame Sync according to the following source. 000-Maximum Frame Rate 001—I²S(0) Sample Rate 010—I²S(1) Sample Rate 011—Music Synthesizer Sample Rate 100—Sound System Playback Sample Rate 101—Sound System Capture Sample Rate 111—Reserved **I0I** $I^2S(0)$ Data Intercept. 0 = Disable, $1 = Intercept I^2S(0)$ Data Enabled. $I^2S(1)$ Data Intercept. 0 = Disable, $1 = Intercept I^2S(1)$ Data Enabled. III FM Music Synthesizer Data Intercept. 0 = Disable, 1 = Intercept FM Music Data Enabled. **FMI PBI** Playback Data Intercept. 0 = Disable, 1 = Intercept Playback Data Enabled. Capture Data Intercept. 0 = Disable, 1 = Intercept Capture Data Enabled. **CPI** I0T $I^2S(0)$ Takeover Data. 0 = Disable, 1 = Enabled. I1T $I^2S(1)$ Takeover Data. 0 = Disable, 1 = Enabled. **ADR** Audio Resync. Writing "1" causes all FIFOs in the DSP port to be re-initialized. DSP Interrupt. A write to this bit causes an ISA interrupt if DIE is asserted. DIT DS₀ DSP Mailbox 0 Status. 0 = last access indicates read, 1 = last access indicates write. DS₁ DSP Mailbox 1 Status. 0 = last access indicates read, 1 = last access indicates write. [34] FM SAMPLE RATE DEFAULT = [0x5622]FMSR [7:0] FMSR [15:8] FMSR [15:0] F Music Sample Rate register. The sample rate can be programmed from 4 kHz to 27.6 kHz in 1 hertz increments. [35] I²S(1) SAMPLE RATE DEFAULT = [0xAC44]S1SR [15:8] I²S(1) Sample Rate register. The sample rate can be programmed from 4 kHz to 55.2 kHz in 1 hertz increments. S1SR [15:0] Programming this register has no effect unless I²SF1 [1:0] is enabled. [36] $I^2S(0)$ SAMPLE RATE DEFAULT = [0xAC44]S0SR [7:0] I²S(0) Sample Rate register. The sample rate can be programmed from 4 kHz to 55.2 kHz in 1 hertz increments. SOSR [15:0] Programming this register has no effect unless I²SF0 [1:0] is enabled. [37] RESERVED DEFAULT = [0x0000]4 RES RES [38] PROGRAMMABLE CLOCK RATE DEFAULT = [0xAC44]PCR [7:0] PCR [15:0] Programmable Clock Rate register. The clock rate can be programmed from 25 kHz to 50 kHz in 1 hertz increments. This register is only valid when the COF bits in SS [32] are set for the multiplier factor. PCLKO = $256 \times PCR/2^{COF}$. See SS [32] for determining the value of COF. [39] 3D Phat™ Stereo Control and PHONE_OUT Attenutation DEFAULT = [0x8000]

RES

POM

PHONE_OUT Attenuation. The LSB represents -1.5 dB, 0000 = 0 dB and the range is 0 dB to -46.5 dB.

RES

POA [4:0]

REV. 0 -35-

3DD [3:0]

RES

3DDM

POA [4:0]

POM PHONE-OUT Mute. 0 = Unmuted, 1 = Muted.

3DD [3:0] 3D Depth Phat[™] Stereo Enhancement Control. The LSB represents 6 2/3% phase expansion, 0000 = 0% and

the range is 0% to 100%.

3DDM 3D Depth Mute. Writing a "1" to this bit has the same affect as writing 0s to 3DD [3:0] bits, and causes

the Phat™ 3D Stereo Enhancement to be turned off. 0 = Phat™ Stereo is on, 1 = Phat™ Stereo is off.

[40] RESERVED

7 6 5 4 3 2 1 0 7 6 5 4 3 2 1 0

RES

RES

RES

BM [4:0] Button Modifier
VDM Volume Down
VUP Volume Up
VMU Volume Mute

This register contains a Master Volume attenuation offset, which can be incremented or decremented via the Hardware Volume Pins. This register is summed with the Master Volume attenuation to produce the actual Master Volume DAC attenuation. A momentary grounding of greater than 50 ms on the VOL_UP pin will cause a decrement (decrease in Attenuation) in this register. Holding the pin LO for greater than 200 ms will cause an auto-decrement every 200 ms. This is also true for a momentary grounding of the VOL_DN pin. A momentary grounding of both the VOL_UP and VOL_DN causes a mute and no increment or decrement to occur.

When Muted, an unmute is possible by a momentary grounding of both the VOL_UP and VOL_DN pins together, a momentary grounding of VOL_UP (this also causes a volume increase), a momentary grounding of VOL_DN (this also causes a volume decrease) or a write of "0" to the VI bit in SS [BASE+1].

MB0R [15:0] This register is used to send data and control information to and from the DSP.

[43] DSP MAILBOX 1 DEFAULT = [0x000												x0000]			
7	6	5	4	3	2	1	0	7	6	5	4	3	2	1	0
			MB1R	[15:8]						MB1R	2 [7:0]				

MB1R [15:0] This register is used to send data and control information to and from the DSP.

[44] POWER-DOWN AND TIMER CONTROL DEFAULT = [0x0000]0 7 3 CPD RES PIW PIR PAA PDA PDP PTB 3D PD3D GPSP RES

The AD1821 supports a timeout mechanism used in conjunction with the Timer Base Count and Timer Current Count registers to generate a power-down interrupt. This interrupt allows software to power down the entire chip by setting the CPD bit. This power-down control feature lets users program a time interval from 1 ms to approximately 1.8 hours in 1 ms increments. Five power-down count reload enable bits are used to reload the Timer Current Count from the Timer Base Count when activity is seen on that particular channel.

Programming Example: Generate Interrupt if No ISA Reads or Writes occur within 15 Minutes.

- 1) Write [SSBASE+0] with 0x0C; Write Indirect address for TIMER BASE COUNT "register 12"
- 2) Write [SSBASE+2] with 0x28; Write TIMER BASE COUNT with $(15 \text{ min} \times 60 \text{ sec/min} \times 10) = 0x2328 \text{ mili-Seconds}$

-36-

- 3) Write [SSBASE+3] with 0x23; Write High byte of TIMER BASE COUNT
- 4) Write [SSBASE+0] with 0x2C; Write Indirect address for POWER-DOWN and TIMER CONTROL register
- 5) Write [SSBASE+2] with 0x00; Write Low byte of POWER-DOWN and TIMER CONTROL register
- 6) Write [SSBASE+3] with 0x30; Set Enable bits for PIW & PIR
- 7) Write [SSBASE+0] with 0x01; Write Indirect address for INTERRUPT CONFIG register
- 8) Write [SSBASE+2] with 0x82; Set the TE (Timer Enable) bit
- 9) Write [SSBASE+3] with 0x20; Set the TIE (Timer Interrupt Enable) bit

GPSP Game Port Speed Select. Selects the operating speed of the game port.

0 Slow Game Port

1 Fast Game Port

PD3D Power-Down 3D. Turns off internal Phat™ Stereo circuitry.

0 On 1 Off

3D Analog Mixer Bypass. Allows the analog output of the D/A converters to bypass the Phat™ Stereo Circuit. Enables ultimate flexibility for mixing and any combination of 3D enhanced analog signals or non-3D enhanced signals with the DAC output.

0 3D Phat™ Stereo Enabled for DAC Output

1 3D Phat™ Stereo Bypassed for DAC Output

PTB Power-Down Time Base. $1 = \text{timer set to } 100 \text{ ms}, 0 = \text{timer set to } 10 \,\mu\text{s}.$

PDP Power-down count reload on DSP Port enabled; "1" = Reload count if DSP Port enabled. DSP Port is enabled when Slot 0 of SDI of the DSP Serial Port Input is Alive (Bit 7 = 1).

PDA Power-down count reload on Digital Activity; "1" = Reload count on Digital Activity. Digital Activity is defined as any activity on (I²S0, I²S1, FM or PLAYBACK).

PAA Power-down count reload on Analog Activity; "1" = Reload count on Analog Activity. Analog Activity is defined as any analog input unmuted (LINE, CD, SYNTH, MIC, MONO) or MASTER VOLUME unmuting.

PIR Power-down count reload on ISA Read; "1" = Reload count on ISA read. ISA Read is defined as a read from any active logical device inside the AD1821.

PIW Power-down count reload on ISA Write; "1" = Reload count on ISA write. ISA Write defined as a write to any active logical device inside the AD1821.

CPD Chip Power-Down

1 Power-Down:

0 Power-Up

For Power-up, software should poll the [SSBASE+0] CRY bit for "1" before writing or reading any logical device.

[45] V	ERSIO	N ID											DEFAU	LT = [0])x0000]
7	6	5	4	3	2	1	0	7	6	5	4	3	2	1	0
		V	ER [15:8	8]						7	VER [7:0)]			
[46] R	RESERV	/ED]	DEFAU	LT = [0	x0000]
[46] F	RESERV 6	/ ED	4	3	2	1	0	7	6	5	4	3	DEFAU	LT = [0.	x0000] 0

Test register. Should never be written or read under normal operation.

SB Pro; AdLib Registers

The AD1821 contains sets of ISA Bus registers (ports) that correspond to those used by the SoundBlaster Pro audio card from Creative Labs and the AdLib audio card from AdLib Multimedia. Table IX lists the ISA Bus SoundBlaster Pro registers. Table X lists the ISA Bus AdLib registers. Because the AdLib registers are a subset of those in the SoundBlaster card, you can find complete information on using both of these registers in the *Developer Kit for SoundBlaster Series, 2nd ed. © 1993*, Creative Labs, Inc., 1901 McCarthy Blvd., Milpitas, CA 95035.

Table IX. SoundBlaster Pro ISA Bus Registers

Register Name	ISA Bus Address
Music0: Address (w), Status (r)	0x(SB Base) Relocatable in range 0x010 – 0x3F0
Music0: Data (w)	0x(SB Base+1)
Music1: Address (w)	0x(SB Base+2)
Music1: Data (w)	0x(SB Base+3)
Mixer Address (w)	0x(SB Base+4)
Mixer Data (w)	0x(SB Base+5)
Reset (w)	0x(SB Base+6)
Music0: Address (w)	0x(SB Base+8)
Music0: Data (w)	0x(SB Base+9)
Input Data (r)	0x(SB Base+A)
Status (r), Output Data (w)	0x(SB Base+C)
Status (r)	0x(SB Base+E)

Table X. AdLib ISA Bus Registers

Register Name	ISA Bus Address
Music0: Address (w), Status (r) Music0: Data (w) Music1: Address (w) Music1: Data (w)	0x(Adlib Base) Relocatable in range 0x008 – 0x3F8 0x(Adlib Base+1) 0x(Adlib Base+2) 0x(Adlib Base+3)

MIDI and MPU-401 Registers

The AD1821 contains a set of ISA Bus registers (ports) that correspond to those used by the ISA bus MIDI audio interface cards. Table XI lists the ISA Bus MIDI registers. These registers support commands and data transfers described in MIDI 1.0 Detailed Specification and Standard MIDI Files 1.0, © 1994, MIDI Manufacturers Association, PO Box 3173 La Habra, CA 90632-3173.

Table XI. MIDI ISA Bus Registers

Register Name	Address
MIDI Data (r/w)	0x(MIDI Base) Relocatable in range 0x008 to 0x3F8
MIDI Status (r), Command (w)	0x(MIDI Base+1)

0x(MIDI Base+1)

BIT	7	6	5	4	3	2	1	0			
STATE	1	0	0	0	0	0	0	0			
NAME	DRR	DSR		RESERVED							

DSR (R)	Data Send Ready. When read, this bit indicates that you can (0) or cannot (1) write to the MIDI Data register. (Full = 1, Empty = 0)
DRR (R)	Data Receive Ready. When read, this bit indicates that you can (0) or cannot (1) read from the
CMD [7:0] (W)	MIDI Data register. (Unreadable = 1, Readable = 0) MIDI Command, Write MPL 401 commands to bits [7:0] of this register.

CMD [7:0] (W) MIDI Command. Write MPU-401 commands to bits [7:0] of this register.

NOTES

The AD1821 supports only the MIDI 0xFF (reset) and 0x3F (pass-through mode) commands. The controller powers setup for intelligent MIDI mode, but must be put in pass-through mode. To start MIDI operations, send a reset command (0xFF) and then send a pass-through mode command (0x3F). The MIDI data register contains an acknowledge byte (0xFE) after each command transfer.

All commands return an ACK byte in "smart" mode.

Status commands (0xAx) return ACK and a data byte; all other commands return ACK.

All commands except reset (0xFF) are ignored in UART mode. No ACK bytes are returned.

Game Port Registers

The AD1821 contains a Game Port ISA Bus Register that corresponds to the game port described in the PnP specification.

Table XII. Game Port ISA Bus Registers

Register Name	Address
Game Port I/O	0x(Game Port Base+0 to Game Port Base+7 Relocatable in the range 0x100 to 0x3F8

[&]quot;Smart" mode data transfers are not supported.

APPENDIX A AD1821JS and AD1821JS-M

Contains the internal ROM code on the AD1821JS. Consult the Reference Design Guide for external EEPROM Code.

AD1821JS PLUG AND PLAY INTERNAL ROM

Note: All addresses are depicted in hexidecimal notation.

Vendor ID: ADS7180 Serial Number: FFFFFFF

Checksum: B6

PNP Version: 1.0, vendor version: 11 ASCII string: Analog Devices Logical Device ID: ADS7180

not a boot device, implements PNP register(s) 31

Start dependent function, best config

IRQ: channel(s) 5 7

type(s) active-high, edge-triggered

DMA: channel(s) 1

Type F, count-by-byte, nonbus-mastering, 8-bit only

DMA: channel(s) 0 1 3

Type F, count-by-byte, nonbus-mastering, 8-bit only I/O: 16-bit decode, range [0220,0240] mod 20, length 10

I/O: 16-bit decode, range [0388,0388] mod 08, length 04 I/O: 16-bit decode, range [0500,0560] mod 10, length 10

Start dependent function, acceptable config

IRQ: channel(s) 5 7 10

type(s) active-high, edge-triggered

DMA: channel(s) 0 1 3

Type F, count-by-byte, nonbus-mastering, 8-bit only

DMA: channel(s) 0 1 3

Type F, count-by-byte, nonbus-mastering, 8-bit only I/O: 16-bit decode, range [0220,0240] mod 20, length 10

I/O: 16-bit decode, range [0388,0388] mod 08, length 04

I/O: 16-bit decode, range [0500,0560] mod 10, length 10

Start dependent function, acceptable config

IRQ: channel(s) 5 7 9 10 11 15

type(s) active-high, edge-triggered

DMA: channel(s) 0 1 3

Type F, count-by-byte, nonbus-mastering, 8-bit only

DMA: channel(s) 0 1 3

Type F, count-by-byte, nonbus-mastering, 8-bit only

I/O: 16-bit decode, range [0220,02E0] mod 20, length 10

I/O: 16-bit decode, range [0388,03B8] mod 08, length 04

I/O: 16-bit decode, range [0500,0560] mod 10, length 10

Start dependent function, suboptimal config

IRQ: channel(s) 5 7 10

type(s) active-high, edge-triggered

DMA: channel(s) 0 1 3

Type F, count-by-byte, nonbus-mastering, 8-bit only

DMA: NULL

I/O: 16-bit decode, range [0220,02E0] mod 20, length 10

I/O: 16-bit decode, range [0388,03B8] mod 08, length 04

I/O: 16-bit decode, range [0500,0560] mod 10, length 10

End all dependent functions Logical Device ID: ADS7181

not a boot device, implements PNP register(s) 31

Compatible Device ID: PNPB006

Start dependent function, best config

IRQ: channel(s) 5 7 9 11

type(s) active-high, edge-triggered

I/O: 16-bit decode, range [0300,0330] mod 30, length 02

Start dependent function, acceptable config

IRQ: channel(s) 5 7 9 10 11 15

type(s) active-high, edge-triggered

I/O: 16-bit decode, range [0300,0420] mod 30, length 02

End all dependent functions

Logical Device ID: ADS7182

not a boot device, implements PNP register(s) 31

Compatible Device ID: PNPB02F

Start dependent function, best config

I/O: 16-bit decode, range [0200,0200] mod 08, length 08

Start dependent function, acceptable config

I/O: 16-bit decode, range [0200,0208] mod 08, length 08

End all dependent functions

End:

REV. 0 -39-

Contains the internal ROM code on the AD1821JS-M. Consult the Reference Design Guide for external EEPROM Code.

AD1821JS-M PLUG AND PLAY INTERNAL ROM

Vendor ID: ADS7181 Serial Number: FFFFFFF

Checksum: 2F

PNP Version: 1.0, vendor version: 20 ASCII string: Analog Devices Logical Device ID: ADS7180

not a boot device, implements PNP register(s) 31

Start dependent function, best config

IRQ: channel(s) 5 7

type(s) active-high, edge-triggered

DMA: channel(s) 1

Type F, count-by-byte, nonbus-mastering, 8-bit only

DMA: channel(s) 0 1 3

Type F, count-by-byte, nonbus-mastering, 8-bit only I/O: 16-bit decode, range [0220,0240] mod 20, length 10

I/O: 16-bit decode, range [0388,0388] mod 08, length 04

I/O: 16-bit decode, range [0500,0560] mod 10, length 10

Start dependent function, acceptable config

IRQ: channel(s) 5 7 10

type(s) active-high, edge-triggered

DMA: channel(s) 0 1 3

Type F, count-by-byte, nonbus-mastering, 8-bit only

DMA: channel(s) 0 1 3

Type F, count-by-byte, nonbus-mastering, 8-bit only I/O: 16-bit decode, range [0220,0240] mod 20, length 10

I/O: 16-bit decode, range [0388,0388] mod 08, length 04

I/O: 16-bit decode, range [0500,0560] mod 10, length 10

Start dependent function, acceptable config

IRQ: channel(s) 5 7 9 10 11 15

type(s) active-high, edge-triggered

DMA: channel(s) 0 1 3

Type F, count-by-byte, nonbus-mastering, 8-bit only

DMA: channel(s) 0 1 3

Type F, count-by-byte, nonbus-mastering, 8-bit only

I/O: 16-bit decode, range [0220,02E0] mod 20, length 10

I/O: 16-bit decode, range [0388,03B8] mod 08, length 04

I/O: 16-bit decode, range [0500,0560] mod 10, length 10

Start dependent function, suboptimal config

IRQ: channel(s) 5 7 9 10 11 15

type(s) active-high, edge-triggered

DMA: channel(s) 0 1 3

Type F, count-by-byte, nonbus-mastering, 8-bit only

DMA: NULL

I/O: 16-bit decode, range [0220,02E0] mod 20, length 10

I/O: 16-bit decode, range [0388,03B8] mod 08, length 04

I/O: 16-bit decode, range [0500,0560] mod 10, length 10

End all dependent functions

Logical Device ID: ADS7181

not a boot device, implements PNP register(s) 31

Compatible Device ID: PNPB006

Start dependent function, best config

IRQ: channel(s) 5 7 9 11

type(s) active-high, edge-triggered

I/O: 16-bit decode, range [0300,0330] mod 30, length 02

Start dependent function, acceptable config

IRQ: channel(s) 5 7 9 10 11 15

type(s) active-high, edge-triggered

I/O: 16-bit decode, range [0300,0420] mod 30, length 02

End all dependent functions

Logical Device ID: ADS7182

not a boot device, implements PNP register(s) 31

Compatible Device ID: PNPB02F

Start dependent function, best config

I/O: 16-bit decode, range [0200,0200] mod 08, length 08

Start dependent function, acceptable config

I/O: 16-bit decode, range [0200,0208] mod 08, length 08

End all dependent functions

End:

-40- REV. 0

APPENDIX B

PLUG AND PLAY KEY AND "ALTERNATE KEY" SEQUENCES

One additional feature of the AD1821 is an alternate programming method used, for example, if a BIOS wants to assume control of the AD1821 and present DEVNODES to the OS (rather than having the device participate in Plug and Play enumeration). The following technique may be used.

Instead of the normal 32 byte Plug and Play key sequence, an alternate 126 byte key is used. After the 126 byte key, the AD1821 device will transition to the Plug and Play "config" state. It can then be programmed as usual using the standard Plug and Play ports. After programming, the AD1821 should be sent to the Plug and Play "WFK" (wait for key) state. Once the AD1821 has seen the alternate key, it will no longer parse for the Plug and Play key (and therefore never participate in Plug and Play enumeration). It can be reprogrammed by reissuing the alternate key again.

Both the Plug and Play key and the alternate key are sequences of writes to the Plug and Play address register, 0x279. Below are the ISA data values of both keys.

This is the standard Plug and Play sequence:

				J . 1											
6a	b 5	da	\mathbf{ed}	f6	fb	7d	be	df	6f	37	1b	0d	86	c3	61
b0	58	2c	16	8b	45	a2	d1	e8	74	3a	9d	ce	e7	73	39
				ernate k											
f[n+1]=(f[n]	>> 1)	$(((f[n] ^$	(f[n] >>	· 1)) & 0	x01) <<	6) $f[0] =$	= 0x01							
01	40	20	10	08	04	02	41	60	30	18	0c	06	43	21	50
28	14	0a	45	62	71	78	3c	1e	4f	27	13	09	44	22	51
68	34	1a	4d	66	73	39	5c	2e	57	2b	15	4a	65	72	79
7c	3e	5f	2f	17	0b	05	42	61	70	38	1c	0e	47	23	11
48	24	12	49	64	32	59	6c	36	5b	2d	56	6b	35	5a	6d
76	7b	3d	5e	6f	37	1b	0d	46	63	31	58	2c	16	4b	25
52	69	74	3a	5d	6e	77	3b	1d	4 e	67	33	19	4c	26	53
29	54	2a	55	6a	75	7a	7d	7e	7f	3f	1f	0f	07		

REV. 0 -41-

PROGRAMMING EXTERNAL EEPROMS

The PnP EEPROM can be written only in the "Alternate Key State"; this prevents accidental EEPROM erasure when using standard PnP setup. The procedure for writing an EEPROM is:

- 1) Enter PnP configuration state and fully reset the part by writing 0x07 to PnP register 0x02. This step can be eliminated if the part has not been accessed since power-up, a previous full PnP reset or assertion of the ISA bus RESET signal.
- 2) Send the alternate initiation key to the PnP address port. EEPROM writes are disabled if the standard PnP key is used.
- 3) Enter isolation state and write a CSN to enter configuration state. Do not perform any isolation reads.
- 4) Poll PnP register 0x05 until it equals 0x01 and wait at least 336 microseconds (ensures that EEPROM is idle).
- 5) Write the second byte of your serial identifier to PnP register 0x20.
- 6) Read PnP register 0x04.
- 7) Wait for at least 464 microseconds, plus the EEPROM's write cycle time (up to 10 ms for a Xicor X24C02).
- 8) Repeat steps 4 through 7 for each byte in your PnP ROM, starting with the third byte of the serial identifier and ending with the final checksum byte. You must then continue to write filler bytes until 512 bytes, minus one more than the number of flag bytes, have been written. Finally, write the flag byte(s) (described above) and the first byte of the serial identifier.
- 9) Fully reset the part by writing 0x07 to PnP register 0x02.

The AD1821 will now act according to the contents of the EEPROM.

NOTES

Programming will not work if more than one part uses the same alternate initiation key in the system.


If a 256-byte EEPROM is used, it is not necessary to wait 10 ms after writing bytes 255 to 511, because the EEPROM will ignore them anyway.

You can skip over bytes that you don't care to write by just performing a ROM read instead of a ROM write followed by a ROM read.


REFERENCE DESIGNS AND DEVICE DRIVERS

Reference designs and device drivers for the AD1821 are available via the Analog Devices Home Page on the World Wide Web at http://www.analog.com. Reference designs may also be obtained by contacting your local Analog Devices Sales representative or authorized distributor.


-42- REV. 0




a. ADC Audio/Modem



c. DAC Audio/Modem



b. ADC Audio/Modem Passband



d. DAC Audio/Modem Passband

Figure 16. AD1821 Frequency Response Plots (Full-Scale Line-Level Input, 0 dB Gain). The Plots Do Not Reflect the Additional Benefits of the On-Chip Analog Filters. Out-of-Band Images Will Be Attenuated by an Additional 31.4 dB at 100 kHz.

REV. 0 -43-

OUTLINE DIMENSIONS

Dimensions shown in inches and (mm).

100-Lead Plastic Quad Flatpack (S-100)

