## 16-Bit 10 $\mu \mathrm{s}$ Sampling CMOS ANALOG-to-DIGITAL CONVERTER

## FEATURES

- 100kHz min SAMPLING RATE
- STANDARD $\pm 10 \mathrm{~V}$ INPUT RANGE
- 86dB min SINAD WITH 20kHz INPUT
- $\pm 3.0$ LSB max INL
- DNL: 16-bits "No Missing Codes"
- SINGLE +5V SUPPLY OPERATION
- PIN-COMPATIBLE WITH 12-BIT ADS7804
- USES INTERNAL OR EXTERNAL REFERENCE
- FULL PARALLEL DATA OUTPUT
- 100mW max POWER DISSIPATION
- 28-PIN 0.3" PLASTIC DIP AND SOIC


## DESCRIPTION

The ADS7805 is a complete 16 -bit sampling A/D using state-of-the-art CMOS structures. It contains a complete 16-bit, capacitor-based, SAR A/D with S/H, reference, clock, interface for microprocessor use, and three-state output drivers.

The ADS7805 is specified at a 100 kHz sampling rate, and guaranteed over the full temperature range. Lasertrimmed scaling resistors provide an industrystandard $\pm 10 \mathrm{~V}$ input range, while the innovative design allows operation from a single +5 V supply, with power dissipation under 100 mW .
The 28-pin ADS7805 is available in a plastic 0.3" DIP and in an SOIC, both fully specified for operation over the industrial $-25^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ range.


## SPECIFICATIONS

## ELECTRICAL

$\mathrm{T}_{\mathrm{A}}=-25^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}, \mathrm{f}_{\mathrm{S}}=100 \mathrm{kHz}, \mathrm{V}_{\mathrm{DIG}}=\mathrm{V}_{\mathrm{ANA}}=+5 \mathrm{~V}$, using internal reference, unless otherwise specified.

| PARAMETER | CONDITIONS | ADS7805P, U |  |  | ADS7805PB, UB |  |  | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | MIN | TYP | MAX | MIN | TYP | MAX |  |
| RESOLUTION |  |  |  | 16 |  |  | * | Bits |
| ANALOG INPUT <br> Voltage Ranges Impedance Capacitance |  |  | $\begin{gathered} \pm 10 \mathrm{~V} \\ 23 \\ 35 \end{gathered}$ |  |  | $\begin{aligned} & * \\ & * \\ & * \end{aligned}$ |  | $\begin{gathered} \mathrm{V} \\ \mathrm{k} \Omega \\ \mathrm{pF} \end{gathered}$ |
| THROUGHPUT SPEED <br> Conversion Cycle <br> Throughput Rate | Acquire and Convert | 100 |  | 10 | * |  | * | $\begin{gathered} \mu \mathrm{s} \\ \mathrm{kHz} \end{gathered}$ |
| DC ACCURACY Integral Linearity Error No Missing Codes Transition Noise ${ }^{(2)}$ Full Scale Error ${ }^{(3,4)}$ Full Scale Error Drift Full Scale Error ${ }^{(3,4)}$ Full Scale Error Drift Bipolar Zero Error(3) Bipolar Zero Error Drift Power Supply Sensitivity $\left(V_{D I G}=V_{A N A}=V_{D}\right)$ | Ext. 2.5000V Ref Ext. 2.5000V Ref $+4.75 \mathrm{~V}<\mathrm{V}_{\mathrm{D}}<+5.25 \mathrm{~V}$ | 15 | 1.3 <br> $\pm 7$ <br> $\pm 2$ <br> $\pm 2$ | $\pm 0.5$ <br> $\pm 0.5$ <br> $\pm 10$ <br> $\pm 8$ | 16 | * <br> $\pm 5$ <br> * <br> * | $\begin{gathered} \pm 3 \\ \pm 0.25 \\ \pm 0.25 \\ * \\ * \end{gathered}$ | $\mathrm{LSB}^{(1)}$ <br> Bits <br> LSB <br> \% <br> ppm $/{ }^{\circ} \mathrm{C}$ <br> \% <br> ppm $/{ }^{\circ} \mathrm{C}$ mV ppm $/{ }^{\circ} \mathrm{C}$ LSB |
| AC ACCURACY <br> Spurious-Free Dynamic Range Total Harmonic Distortion Signal-to-(Noise+Distortion) <br> Signal-to-Noise <br> Full-Power Bandwidth(6) | $\begin{aligned} & \mathrm{f}_{\mathrm{IN}}=20 \mathrm{kHz} \\ & \mathrm{f}_{\mathrm{IN}}=20 \mathrm{kHz} \\ & \mathrm{f}_{\mathrm{IN}}=20 \mathrm{kHz} \\ & -60 \mathrm{~dB} \text { Input } \\ & \mathrm{f}_{\mathrm{IN}}=20 \mathrm{kHz} \end{aligned}$ | 90 <br> 83 <br> 83 | $\begin{gathered} 30 \\ 250 \end{gathered}$ | -90 | 94 <br> 86 <br> 86 | $32$ * | -94 | $\begin{gathered} \mathrm{dB}^{(5)} \\ \mathrm{dB} \\ \mathrm{~dB} \\ \mathrm{~dB} \\ \mathrm{~dB} \\ \mathrm{kHz} \end{gathered}$ |
| SAMPLING DYNAMICS <br> Aperture Delay Transient Response Overvoltage Recovery ${ }^{(7)}$ | FS Step |  | $\begin{gathered} 40 \\ 150 \end{gathered}$ | 2 |  | * <br> * | * | $\begin{aligned} & \text { ns } \\ & \mu \mathrm{s} \\ & \mathrm{~ns} \end{aligned}$ |
| REFERENCE <br> Internal Reference Voltage Internal Reference Source Current <br> (Must use external buffer.) <br> Internal Reference Drift <br> External Reference Voltage Range for Specified Linearity <br> External Reference Current Drain | Ext. 2.5000V Ref | $2.48$ $2.3$ | $\begin{gathered} 2.5 \\ 1 \\ 8 \\ 8.5 \end{gathered}$ | $2.52$ <br> 2.7 <br> 100 | * <br> * | $\begin{aligned} & * \\ & * \\ & * \\ & * \end{aligned}$ | * <br> * <br> * | $\begin{gathered} \mathrm{V} \\ \mu \mathrm{~A} \\ \mathrm{ppm} /{ }^{\circ} \mathrm{C} \\ \mathrm{~V} \\ \mu \mathrm{~A} \end{gathered}$ |
| DIGITAL INPUTS <br> Logic Levels <br> $\mathrm{V}_{\mathrm{IL}}$ <br> $\mathrm{V}_{\mathrm{IH}}$ <br> IIL <br> $\mathrm{I}_{\mathrm{H}}$ |  | $\begin{array}{r} -0.3 \\ +2.0 \end{array}$ |  | $\begin{gathered} +0.8 \\ \mathrm{~V}_{\mathrm{D}}+0.3 \mathrm{~V} \\ \pm 10 \\ \pm 10 \end{gathered}$ | $\begin{aligned} & * \\ & * \end{aligned}$ |  | $\begin{aligned} & * \\ & * \\ & * \\ & * \\ & * \end{aligned}$ | $\begin{gathered} \mathrm{V} \\ \mathrm{~V} \\ \mu \mathrm{~A} \\ \mu \mathrm{~A} \end{gathered}$ |
| DIGITAL OUTPUTS <br> Data Format Data Coding $\mathrm{V}_{\mathrm{OL}}$ $\mathrm{V}_{\mathrm{OH}}$ Leakage Current <br> Output Capacitance | $\begin{gathered} \mathrm{I}_{\text {SINK }}=1.6 \mathrm{~mA} \\ \mathrm{I}_{\text {SOURCE }}=500 \mu \mathrm{~A} \\ \text { High-Z State, } \\ \mathrm{V}_{\text {OUT }}=0 \mathrm{~V} \text { to } \mathrm{V}_{\text {DIG }} \\ \text { High-Z State } \end{gathered}$ | +4 |  | Paralle inary Two's $+0.4$ <br> $\pm 5$ | 6-bits mplen |  | * <br> * <br> 15 | V $\mu \mathrm{A}$ pF |
| DIGITAL TIMING <br> Bus Access Time Bus Relinquish Time |  |  |  | $\begin{aligned} & 83 \\ & 83 \end{aligned}$ |  |  | * | $\begin{aligned} & \mathrm{ns} \\ & \mathrm{~ns} \end{aligned}$ |

The information provided herein is believed to be reliable; however, BURR-BROWN assumes no responsibility for inaccuracies or omissions. BURR-BROWN assumes no responsibility for the use of this information, and all use of such information shall be entirely at the user's own risk. Prices and specifications are subject to change without notice. No patent rights or licenses to any of the circuits described herein are implied or granted to any third party. BURR-BROWN does not authorize or warrant any BURR-BROWN product for use in life support devices and/or systems.

## SPECIFICATIONS (CONT)

## ELECTRICAL

$\mathrm{T}_{\mathrm{A}}=-25^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}, \mathrm{f}_{\mathrm{S}}=100 \mathrm{kHz}, \mathrm{V}_{\mathrm{DIG}}=\mathrm{V}_{\mathrm{ANA}}=+5 \mathrm{~V}$, using internal reference, unless otherwise specified.

| PARAMETER | CONDITIONS | ADS7805P, U |  |  | ADS7805PB, UB |  |  | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | MIN | TYP | MAX | MIN | TYP | MAX |  |
| POWER SUPPLIES |  |  |  |  |  |  |  |  |
| Specified Performance |  |  |  |  |  |  |  |  |
| $V_{\text {DIG }}$ | Must be $\leq \mathrm{V}_{\text {ANA }}$ | +4.75 | +5 | +5.25 | * | * | * | V |
| $\mathrm{V}_{\text {ANA }}$ |  | +4.75 | +5 | +5.25 | * | * | * | V |
| $\mathrm{I}_{\text {dig }}$ |  |  | 0.3 |  |  | * |  | mA |
| $\mathrm{I}_{\text {ANA }}$ |  |  | 16 |  |  | * |  | mA |
| Power Dissipation | $\mathrm{f}_{\mathrm{S}}=100 \mathrm{kHz}$ |  |  | 100 |  |  | * | mW |
| TEMPERATURE RANGE |  |  |  |  |  |  |  |  |
| Specified Performance |  | -25 |  | +85 | * |  | * | ${ }^{\circ} \mathrm{C}$ |
| Derated Performance |  | -55 |  | +125 | * |  | * | ${ }^{\circ} \mathrm{C}$ |
| Storage |  | -65 |  | +150 | * |  | * | ${ }^{\circ} \mathrm{C}$ |
| Thermal Resistance ( $\theta_{\mathrm{JA}}$ ) |  |  |  |  |  |  |  |  |
| Plastic DIP |  |  | 75 |  |  | * |  | ${ }^{\circ} \mathrm{C} / \mathrm{W}$ |
| SOIC |  |  | 75 |  |  | * |  | ${ }^{\circ} \mathrm{C} / \mathrm{W}$ |

NOTES: (1) LSB means Least Significant Bit. For the 16 -bit, $\pm 10 \mathrm{~V}$ input ADS7805, one LSB is $305 \mu \mathrm{~V}$. (2) Typical rms noise at worst case transitions and temperatures. (3) As measured with fixed resistors shown in Figure 4. Adjustable to zero with external potentiometer. (4) Full scale error is the worst case of -Full Scale or +Full Scale untrimmed deviation from ideal first and last code transitions, divided by the transition voltage (not divided by the full-scale range) and includes the effect of offset error. (5) All specifications in dB are referred to a full-scale $\pm 10 \mathrm{~V}$ input. (6) Full-Power Bandwidth defined as Full-Scale input frequency at which Signal-to-(Noise + Distortion) degrades to 60dB, or 10 bits of accuracy. (7) Recovers to specified performance after $2 \times$ FS input overvoltage.

## ABSOLUTE MAXIMUM RATINGS



## PACKAGE INFORMATION

| PRODUCT | PACKAGE | PACKAGE DRAWING <br> NUMBER $^{(1)}$ |
| :--- | :---: | :---: |
| ADS7805P | Plastic DIP | 246 |
| ADS7805PB | Plastic DIP | 246 |
| ADS7805U | SOIC | 217 |
| ADS7805UB | SOIC | 217 |

## ELECTROSTATIC DISCHARGE SENSITIVITY

Electrostatic discharge can cause damage ranging from performance degradation to complete device failure. BurrBrown Corporation recommends that all integrated circuits be handled and stored using appropriate ESD protection methods.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet published specifications.

NOTE: (1) For detailed drawing and dimension table, please see end of data sheet, or Appendix C of Burr-Brown IC Data Book.

## ORDERING INFORMATION

|  | MAXIMUM <br> LINEARITY | MINIMUM <br> SIGNAL-TO- <br> (NOISE + <br> DISTORTION) <br> RATIO (dB) | SPECIFICATION <br> TEMPERATURE <br> RANGE | PACKAGE |
| :--- | :---: | :---: | :---: | :---: |
| PRODUCT | $\pm 4$ | 83 | $-25^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | Plastic DIP |
| ADS7805P | $\pm 3$ | 86 | $-25^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | Plastic DIP |
| ADS7805PB | $\pm 4$ | 83 | $-25^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | SOIC |
| ADS7805U | $\pm 3$ | 86 | $-25^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | SOIC |


| PIN \# | NAME | $\begin{gathered} \text { DIGITAL } \\ \text { I/O } \end{gathered}$ | DESCRIPTION |
| :---: | :---: | :---: | :---: |
| 1 | $\mathrm{V}_{\text {IN }}$ |  | Analog Input. See Figure 7. |
| 2 | AGND1 |  | Analog Ground. Used internally as ground reference point. |
| 3 | REF |  | Reference Input/Output. $2.2 \mu \mathrm{~F}$ tantalum capacitor to ground. |
| 4 | CAP |  | Reference Buffer Capacitor. $2.2 \mu \mathrm{~F}$ tantalum capacitor to ground. |
| 5 | AGND2 |  | Analog Ground. |
| 6 | D15 (MSB) | 0 | Data Bit 15. Most Significant Bit (MSB) of conversion results. Hi-Z state when $\overline{\mathrm{CS}}$ is HIGH , or when R/C is LOW. |
| 7 | D14 | 0 | Data Bit 14. Hi-Z state when $\overline{\mathrm{CS}}$ is HIGH, or when R/C is LOW. |
| 8 | D13 | 0 | Data Bit 13. Hi-Z state when $\overline{\mathrm{CS}}$ is HIGH, or when R/C is LOW. |
| 9 | D12 | 0 | Data Bit 12. Hi-Z state when $\overline{\mathrm{CS}}$ is HIGH, or when R/C/ is LOW. |
| 10 | D11 | 0 | Data Bit 11. Hi-Z state when $\overline{\mathrm{CS}}$ is HIGH, or when R/C/ is LOW. |
| 11 | D10 | 0 | Data Bit 10. Hi-Z state when $\overline{\mathrm{CS}}$ is HIGH, or when R/C is LOW. |
| 12 | D9 | 0 | Data Bit 9. Hi-Z state when $\overline{\mathrm{CS}}$ is HIGH, or when R/ $\overline{\mathrm{C}}$ is LOW. |
| 13 | D8 | 0 | Data Bit 8. Hi-Z state when $\overline{\mathrm{CS}}$ is HIGH, or when R/C is LOW. |
| 14 | DGND |  | Digital Ground. |
| 15 | D7 | 0 | Data Bit 7. Hi-Z state when $\overline{\mathrm{CS}}$ is HIGH, or when R/ $\overline{\mathrm{C}}$ is LOW. |
| 16 | D6 | 0 | Data Bit 6. Hi-Z state when $\overline{\mathrm{CS}}$ is HIGH, or when R/ $\overline{\mathrm{C}}$ is LOW. |
| 17 | D5 | 0 | Data Bit 5. Hi-Z state when $\overline{\mathrm{CS}}$ is HIGH, or when R/ $\overline{\mathrm{C}}$ is LOW. |
| 18 | D4 | 0 | Data Bit 4. Hi-Z state when $\overline{\mathrm{CS}}$ is HIGH, or when R/ $\overline{\mathrm{C}}$ is LOW. |
| 19 | D3 | 0 | Data Bit 3. Hi-Z state when $\overline{\mathrm{CS}}$ is HIGH, or when R/ $\overline{\mathrm{C}}$ is LOW. |
| 20 | D2 | 0 | Data Bit 2. Hi-Z state when $\overline{\mathrm{CS}}$ is HIGH, or when R/C is LOW. |
| 21 | D1 | 0 | Data Bit 1. Hi-Z state when $\overline{\mathrm{CS}}$ is HIGH, or when R/C is LOW. |
| 22 | D0 (LSB) | 0 | Data Bit 0. Lease Significant Bit (LSB) of conversion results. Hi-Z state when $\overline{\mathrm{CS}}$ is HIGH, or when R/C is LOW. |
| 23 | BYTE | 1 | Selects 8 most significant bits (LOW) or 8 least significant bits (HIGH). |
| 24 | R/C | 1 | With $\overline{\mathrm{CS}}$ LOW and $\overline{\mathrm{BUSY}}$ HIGH, a Falling Edge on R/C Initiates a New Conversion. With $\overline{\mathrm{CS}}$ LOW, a rising edge on R/C enables the parallel output. |
| 25 | $\overline{\mathrm{CS}}$ | 1 | Internally OR'd with R/C. If R/C LOW, a falling edge on $\overline{\mathrm{CS}}$ initiates a new conversion. |
| 26 | $\overline{\text { BUSY }}$ | 0 | At the start of a conversion, $\overline{\mathrm{BUSY}}$ goes LOW and stays LOW until the conversion is completed and the digital outputs have been updated. |
| 27 | $V_{\text {ANA }}$ |  | Analog Supply Input. Nominally +5 V . Decouple to ground with $0.1 \mu \mathrm{~F}$ ceramic and $10 \mu \mathrm{~F}$ tantalum capacitors. |
| 28 | $V_{\text {DIG }}$ |  | Digital Supply Input. Nominally +5 V . Connect directly to pin 27 . Must be $\leq \mathrm{V}_{\text {ANA }}$. |

TABLE I. Pin Assignments.

## PIN CONFIGURATION



## TYPICAL PERFORMANCE CURVES

$\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}, \mathrm{f}_{\mathrm{S}}=100 \mathrm{kHz}, \mathrm{V}_{\mathrm{DIG}}=\mathrm{V}_{\mathrm{ANA}}=+5 \mathrm{~V}$, using internal reference and fixed resistors shown in Figure 6 b , unless otherwise specified.



SIGNAL-TO-(NOISE + DISTORTION) vs INPUT FREQUENCY AND INPUT AMPLITUDE

A.C. PARAMETERS vs TEMPERATURE


FREQUENCY SPECTRUM (8192 Point FFT; $\mathrm{f}_{\mathrm{IN}}=45 \mathrm{kHz}, 0 \mathrm{~dB}$ )





## TYPICAL PERFORMANCE CURVES (CONT)

$\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}, \mathrm{f}_{\mathrm{S}}=100 \mathrm{kHz}, \mathrm{V}_{\mathrm{DIG}}=\mathrm{V}_{\mathrm{ANA}}=+5 \mathrm{~V}$, using internal reference and fixed resistors shown in Figure 6 b , unless otherwise specified.




ENDPOINT ERRORS (EXTERNAL REFERNCE)


## BASIC OPERATION

Figure 1 shows a basic circuit to operate the ADS7805 with a full parallel data output. Taking R/C (pin 24) LOW for a minimum of 40 ns ( $7 \mu \mathrm{~s}$ max) will initiate a conversion. $\overline{\text { BUSY ( pin 26) will go LOW and stay LOW until the }}$ conversion is completed and the output registers are updated. Data will be output in Binary Two's Complement with the MSB on pin 6. $\overline{\text { BUSY }}$ going HIGH can be used to latch the data. All convert commands will be ignored while $\overline{\text { BUSY }}$ is LOW.
The ADS7805 will begin tracking the input signal at the end of the conversion. Allowing $10 \mu$ s between convert commands assures accurate acquisition of a new signal.
The offset and gain are adjusted internally to allow external trimming with a single supply. The external resistors compensate for this adjustment and can be left out if the offset and gain will be corrected in software (refer to the Calibration section).

## STARTING A CONVERSION

The combination of $\overline{\mathrm{CS}}$ (pin 25) and R/ $\overline{\mathrm{C}}$ (pin 24) LOW for a minimum of 40 ns immediately puts the sample/hold of the ADS7805 in the hold state and starts conversion ' $n$ '. $\overline{\text { BUSY }}$ (pin 26) will go LOW and stay LOW until conversion ' $n$ ' is completed and the internal output register has been updated. All new convert commands during BUSY LOW will be ignored. $\overline{\mathrm{CS}}$ and/or R/ $\overline{\mathrm{C}}$ must go HIGH before $\overline{\mathrm{BUSY}}$ goes HIGH or a new conversion will be initiated without sufficient time to acquire a new signal.
The ADS7805 will begin tracking the input signal at the end of the conversion. Allowing $10 \mu \mathrm{~s}$ between convert commands assures accurate acquisition of a new signal. Refer to

Table II for a summary of $\overline{\mathrm{CS}}, \mathrm{R} / \overline{\mathrm{C}}$, and $\overline{\mathrm{BUSY}}$ states and Figures 3 through 5 for timing diagrams.
$\overline{\mathrm{CS}}$ and $\mathrm{R} / \overline{\mathrm{C}}$ are internally OR'd and level triggered. There is not a requirement which input goes LOW first when initiating a conversion. If, however, it is critical that $\overline{\mathrm{CS}}$ or $R / \overline{\mathrm{C}}$ initiates conversion ' $n$ ', be sure the less critical input is LOW at least 10 ns prior to the initiating input.
To reduce the number of control pins, $\overline{\mathrm{CS}}$ can be tied LOW using $\mathrm{R} / \overline{\mathrm{C}}$ to control the read and convert modes. This will have no effect when using the internal data clock in the serial output mode. However, the parallel output will become active whenever R/要 goes HIGH. Refer to the Reading Data section.

| $\overline{\mathrm{CS}}$ | R/C | $\overline{\text { BUSY }}$ | OPERATION |
| :---: | :---: | :---: | :---: |
| 1 | X | X | None. Databus is in Hi-Z state. |
| $\downarrow$ | 0 | 1 | Initiates conversion " $n$ ". Databus remains in $\mathrm{Hi}-\mathrm{Z}$ state. |
| 0 | $\downarrow$ | 1 | Initiates conversion "n". Databus enters Hi-Z state. |
| 0 | 1 | $\uparrow$ | Conversion " n " completed. Valid data from conversion " n " on the databus. |
| $\downarrow$ | 1 | 1 | Enables databus with valid data from conversion " n ". |
| $\downarrow$ | 1 | 0 | Enables databus with valid data from conversion " $\mathrm{n}-1$ " ${ }^{(1)}$. Conversion n in progress. |
| 0 | $\uparrow$ | 0 | Enables databus with valid data from conversion " $n-1$ " $(1)$. Conversion " $n$ " in progress. |
| 0 | 0 | $\uparrow$ | New conversion initiated without acquisition of a new signal. Data will be invalid. $\overline{C S}$ and/or R/C must be HIGH when BUSY goes HIGH. |
| X | X | 0 | New convert commands ignored. Conversion " n " in progress. |
| NOTE: (1) See Figures 3 and 4 for constraints on data valid from conversion " $\mathrm{n}-1$ ". |  |  |  |

Table II. Control Line Functions for "Read" and "Convert".


FIGURE 1. Basic Operation.

## READING DATA

The ADS7805 outputs full or byte-reading parallel data in Binary Two's Complement data output format. The parallel output will be active when R/信 (pin 24) is HIGH and $\overline{\mathrm{CS}}$ (pin 25) is LOW. Any other combination of $\overline{\mathrm{CS}}$ and $\mathrm{R} / \overline{\mathrm{C}}$ will tri-state the parallel output. Valid conversion data can be read in a full parallel, 16 -bit word or two 8 -bit bytes on pins $6-13$ and pins $15-22$. BYTE (pin 23) can be toggled to read both bytes within one conversion cycle. Refer to Table III for ideal output codes and Figure 2 for bit locations relative to the state of BYTE.

| DESCRIPTION | ANALOG INPUT | DIGITAL OUTPUT <br> BINARY TWO'S COMPLEMENT |  |
| :---: | :---: | :---: | :---: |
|  |  | BINARY CODE | HEX CODE |
| Full Scale Range | $\pm 10 \mathrm{~V}$ |  |  |
| Least Significant Bit (LSB) | $305 \mu \mathrm{~V}$ |  |  |
| +Full Scale (10V - 1LSB) | 9.999695 V | 0111111111111111 | 7FFF |
| Midscale | OV | 0000000000000000 | 0000 |
| One LSB below Midscale | $-305 \mu \mathrm{~V}$ | 1111111111111111 | FFFF |
| -Full Scale | -10V | 1000000000000000 | 8000 |

Table III. Ideal Input Voltages and Output Codes.

## PARALLEL OUTPUT (After a Conversion)

After conversion ' $n$ ' is completed and the output registers have been updated, $\overline{\text { BUSY }}$ (pin 26) will go HIGH. Valid data from conversion ' $n$ ' will be available on D15-D0 (pin 6-13 and $15-22$ ). $\overline{\text { BUSY }}$ going HIGH can be used to latch the data. Refer to Table IV and Figures 3 and 5 for timing specifications.

## PARALLEL OUTPUT (During a Conversion)

After conversion ' $n$ ' has been initiated, valid data from conversion ' $n-1$ ' can be read and will be valid up to $7 \mu$ s after the start of conversion ' $n$ '. Do not attempt to read data from $7 \mu$ s after the start of conversion ' $n$ ' until $\overline{\text { BUSY }}$ (pin 26) goes HIGH; this may result in reading invalid data. Refer to Table IV and Figures 3 and 5 for timing specifications.
Note! For the best possible performance, data should not be read during a conversion. The switching noise of the asynchronous data transfer can cause digital feedthrough degrading the converter's performance.
The number of control lines can be reduced by tieing $\overline{\mathrm{CS}}$ LOW while using R/C to initiate conversions and activate the output mode of the converter. See Figure 3.

| SYMBOL | DESCRIPTION | MIN | TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{t}_{1}$ | Convert Pulse Width | 40 |  | 7000 | ns |
| $\mathrm{t}_{2}$ | Data Valid Delay after R/C LOW |  |  | 8 | $\mu \mathrm{s}$ |
| $t_{3}$ | $\overline{\text { BUSY }}$ Delay from R/C LOW |  |  | 65 | ns |
| $\mathrm{t}_{4}$ | $\overline{\text { BUSY LOW }}$ |  |  | 8 | $\mu \mathrm{s}$ |
| $t_{5}$ | $\overline{B U S Y}$ Delay after End of Conversion |  | 220 |  | ns |
| $\mathrm{t}_{6}$ | Aperture Delay |  | 40 |  | ns |
| $\mathrm{t}_{7}$ | Conversion Time |  | 7.6 | 8 | $\mu \mathrm{s}$ |
| $\mathrm{t}_{8}$ | Acquisition Time |  |  | 2 | $\mu \mathrm{s}$ |
| $\mathrm{t}_{9}$ | Bus Relinquish Time | 10 | 35 | 83 | ns |
| $\mathrm{t}_{10}$ | $\overline{\text { BUSY }}$ Delay after Data Valid | 50 | 200 |  | ns |
| $\mathrm{t}_{11}$ | Previous Data Valid after R/C LOW |  | 7.4 |  | $\mu \mathrm{s}$ |
| $t_{7}+t_{6}$ | Throughput Time |  | 9 | 10 | $\mu \mathrm{s}$ |
| $\mathrm{t}_{12}$ | R/C to $\overline{C S}$ Setup Time | 10 |  |  | ns |
| $\mathrm{t}_{13}$ | Time Between Conversions | 10 |  |  | $\mu \mathrm{s}$ |
| $\mathrm{t}_{14}$ | Bus Access Time and BYTE Delay | 10 |  | 83 | ns |

TABLE IV. Conversion Timing.


FIGURE 2. Bit Locations Relative to State of BYTE (pin 23).


FIGURE 3. Conversion Timing with Outputs Enabled after Conversion ( $\overline{\mathrm{CS}}$ Tied LOW.)


FIGURE 4. Using $\overline{\mathrm{CS}}$ to Control Conversion and Read Timing.


FIGURE 5. Using $\overline{\mathrm{CS}}$ and BYTE to Control Data Bus.

## INPUT RANGES

The ADS7805 offers a standard $\pm 10 \mathrm{~V}$ input range. Figure 6 shows the necessary circuit connections for the ADS7805 with and without hardware trim. Offset and full scale error ${ }^{(1)}$ specifications are tested and guaranteed with the fixed resistors shown in Figure 6b. Adjustments for offset and gain are described in the Calibration section of this data sheet.
The offset and gain are adjusted internally to allow external trimming with a single supply. The external resistors compensate for this adjustment and can be left out if the offset and gain will be corrected in software (refer to the Calibration section).
The nominal input impedance of $23 \mathrm{k} \Omega$ results from the combination of the internal resistor network shown on the front page of the product data sheet and the external resistors. The input resistor divider network provides inherent overvoltage protection guaranteed to at lease $\pm 25 \mathrm{~V}$. The $1 \%$ resistors used for the external circuitry do not compromise the accuracy or drift of the converter. They have little influence relative to the internal resistors, and tighter tolerances are not required.
NOTE: (1) Full scale error includes offset and gain errors measured at both +FS and-FS.

## CALIBRATION

The ADS7805 can be trimmed in hardware or software. The offset should be trimmed before the gain since the offset directly affects the gain. To achieve optimum performance, several iterations may be required.

## HARDWARE CALIBRATION

To calibrate the offset and gain of the ADS7805, install the proper resistors and potentiometers as shown in Figure 6a. The calibration range is $\pm 15 \mathrm{mV}$ for the offset and $\pm 60 \mathrm{mV}$ for the gain.

## SOFTWARE CALIBRATION

To calibrate the offset and gain of the ADS7805 in software, no external resistors are required. See the No Calibration section for details on the effects of the external resistors. Refer to Table V for range of offset and gain errors with and without external resistors.

## NO CALIBRATION

See Figure 6b for circuit connections. The external resistors shown in Figure 6b may not be necessary in some applications. These resistors provide compensation for an internal adjustment of the offset and gain which allows calibration with a single supply. The nominal transfer function of the ADS7805 will be bound by the shaded region seen in Figure 7 with a typical offset of -30 mV and a typical gain error of $-1.5 \%$. Refer to Table V for range of offset and gain errors with and without external resistors.

|  | WITH <br> EXTERNAL <br> RESISTORS | WITHOUT <br> EXTERNAL <br> RESISTORS | UNITS |
| :--- | :---: | :---: | :---: |
| BP0 | $-10<\mathrm{BPO}<10$ | $-50<\mathrm{BPO}<-15$ | mV |
| $-30<\mathrm{BPO}<30$ | $-150<\mathrm{BPO}<-45$ | LSBs |  |
| Gain <br> Error | $-0.5<$ error $<0.5$ | $-2<$ error $<-1$ | $\%$ of FSR |

TABLE V. Offset and Gain Errors With and Without External Resistors.


FIGURE 6. Circuit Diagram With and Without External Resistors.


FIGURE 7. Full Scale Transfer Function.

## REFERENCE

The ADS7805 can operate with its internal 2.5 V reference or an external reference. By applying an external reference to pin 5, the internal reference can be bypassed. The reference voltage at REF is buffered internally with the output on CAP (pin 4).
The internal reference has an $8 \mathrm{ppm} /{ }^{\circ} \mathrm{C}$ drift (typical) and accounts for approximately $20 \%$ of the full scale error ( $\mathrm{FSE}= \pm 0.5 \%$ for low grade, $\pm 0.25 \%$ for high grade).

## REF

$\operatorname{REF}$ (pin 3) is an input for an external reference or the output for the internal 2.5 V reference. A $2.2 \mu \mathrm{~F}$ capacitor should be connected as close to the REF pin as possible. The capacitor and the output resistance of REF create a low pass filter to bandlimit noise on the reference. Using a smaller value capacitor will introduce more noise to the reference degrading the SNR and SINAD. The REF pin should not be used to drive external AC or DC loads.
The range for the external reference is 2.3 V to 2.7 V and determines the actual LSB size. Increasing the reference voltage will increase the full scale range and the LSB size of the converter which can improve the SNR.

## CAP

CAP (pin 4) is the output of the internal reference buffer. A $2.2 \mu \mathrm{~F}$ capacitor should be placed as close to the CAP pin as possible to provide optimum switching currents for the CDAC throughout the conversion cycle and compensation for the output of the internal buffer. Using a capacitor any smaller than $1 \mu \mathrm{~F}$ can cause the output buffer to oscillate and may not have sufficient charge for the CDAC. Capacitor values larger than $2.2 \mu \mathrm{~F}$ will have little affect on improving performance.
The output of the buffer is capable of driving up to 2 mA of current to a DC load. DC loads requiring more than 2 mA of current from the CAP pin will begin to degrade the linearity of the ADS7805. Using an external buffer will allow the internal reference to be used for larger DC loads and AC loads. Do not attempt to directly drive an AC load with the output voltage on CAP. This will cause performance degradation of the converter.

## LAYOUT

## POWER

For optimum performance, tie the analog and digital power pins to the same +5 V power supply and tie the analog and digital grounds together. As noted in the electrical specifications, the ADS7805 uses $90 \%$ of its power for the analog circuitry. The ADS7805 should be considered as an analog component.

The +5 V power for the $\mathrm{A} / \mathrm{D}$ should be separate from the +5 V used for the system's digital logic. Connecting V DIG (pin 28) directly to a digital supply can reduce converter performance due to switching noise from the digital logic. For best performance, the +5 V supply can be produced from whatever analog supply is used for the rest of the analog signal conditioning. If +12 V or +15 V supplies are present, a simple +5 V regulator can be used. Although it is not suggested, if the digital supply must be used to power the converter, be sure to properly filter the supply. Either using a filtered digital supply or a regulated analog supply, both $\mathrm{V}_{\text {DIG }}$ and $\mathrm{V}_{\text {ANA }}$ should be tied to the same +5 V source.

## GROUNDING

Three ground pins are present on the ADS7805. DGND is the digital supply ground. AGND2 is the analog supply ground. AGND1 is the ground which all analog signals internal to the A/D are referenced. AGND1 is more susceptible to current induced voltage drops and must have the path of least resistance back to the power supply.
All the ground pins of the $\mathrm{A} / \mathrm{D}$ should be tied to the analog ground plane, separated from the system's digital logic ground, to achieve optimum performance. Both analog and digital ground planes should be tied to the "system" ground as near to the power supplies as possible. This helps to prevent dynamic digital ground currents from modulating the analog ground through a common impedance to power ground.

## SIGNAL CONDITIONING

The FET switches used for the sample hold on many CMOS A/D converters release a significant amount of charge injection which can cause the driving op amp to oscillate. The FET switch on the ADS7805, compared to the FET switches on other CMOS A/D converters, releases $5 \%-10 \%$ of the charge. There is also a resistive front end which attenuates any charge which is released. The end result is a minimal requirement for the anti-alias filter on the front end. Any op amp sufficient for the signal in an application will be sufficient to drive the ADS7805.

The resistive front end of the ADS7805 also provides a guaranteed $\pm 25 \mathrm{~V}$ overvoltage protection. In most cases, this eliminates the need for external input protection circuitry.

## INTERMEDIATE LATCHES

The ADS7805 does have tri-state outputs for the parallel port, but intermediate latches should be used if the bus will be active during conversions. If the bus is not active during conversion, the tri-state outputs can be used to isolate the A/D from other peripherals on the same bus. Tri-state outputs can also be used when the $A / D$ is the only peripheral on the data bus.
Intermediate latches are beneficial on any monolithic $A / D$ converter. The ADS7805 has an internal LSB size of $38 \mu \mathrm{~V}$. Transients from fast switching signals on the parallel port, even when the A/D is tri-stated, can be coupled through the substrate to the analog circuitry causing degradation of converter performance.

