



PCMCIA Flash Memory Card 1 MEGABYTE through 40 MEGABYTE (Intel/Sharp based)

FEATURES

- Low cost High Density Linear Flash Card
- Supports 5V only systems or 5V systems with 12V VPP
- Based on Intel/Sharp FlashFile Components
- Fast Read Performance
 - 150ns or 200ns Maximum Access Time
- x8 / x16 Data Interface
- High Performance Random Writes
 - 8µs Typical Word Write Time
- Automated Write and Erase Algorithms
 - Command User Interface
- 100,000 Erase Cycles per Block
- 64K word symmetrical Block Architecture
- PC Card Standard Type I Form Factor

GENERAL DESCRIPTION

WEDC's FLA Series Flash memory cards offer high density linear Flash solid state storage solutions for code and data storage, high performance disk emulation and execute in place (XIP) applications in mobile PC and dedicated (embedded) equipment.

FLA series cards conform to PCMCIA international standard.

The card's control logic provides the system interface and controls the internal Flash memories. Card can be read/written in byte-wide or word-wide mode which allows for flexible integration into various systems. Combined with file management software, such as Flash Translation Layer (FTL), FLA Flash cards provide removable high-performance disk emulation.

The FLA series offers low power modes controlled by registers. Standard cards contain separate 2kB EEPROM memory for Card Information Structure (CIS) which can be used for easy identification of card characteristics.

The WEDC FLA series is based on Intel/Sharp Flash memories.

Note: Standard options include attribute memory. Cards without attribute memory are available. Cards are also available with or without a hardware write protect switch.

ARCHITECTURE OVERVIEW

WEDC's FLA series is designed to support from 2 to 20, 4Mb, 8Mb or 16Mb components, providing a wide range of density options. Cards are based on the 28F008SA (8Mb) for 12V VPP applications or on the 28F004S5 (4Mb), 28F008S5 (8Mb) and 28F016S5 (16Mb) devices for 5V only applications. Devices codes for the 28F004S5, 28F008SA, 28F008S5 and the 28F016S5 are: A7H, A2H, A6H and AAH respectively. Systems should be able to recognize all four codes. Cards utilizing the 8Mb components provide densities ranging from 2MB to 20MB in 2MB increments, cards utilizing 16Mb components provide densities ranging from 4MB to 40MB in 4MB increments. 4 Mbit memory devices are used only for smallest capacity cards (1MB).

In support of the PC Card 95 standard for word wide access devices are paired. Therefore, the Flash array is structured in 64K word (128kBytes) blocks. Write, read and block erase operations can be performed as either a word or byte wide operation. By multiplexing A₀, CE₁ and CE₂, 8-bit hosts can access all data on data lines DQ₀-DQ₇.


The **FLA21-FLA36** series also supports the following PCMCIA compatible register functions: Soft Reset via the Configuration Option Register, Power Down (sleep mode) via the Configuration and Status Register and monitoring of Ready/Busy, Soft Reset and Power Down via the Card Status Register (cards without attribute memory and versions **FLA51 - FLA66** do not have registers).

The FLA series cards conform with the PC Card Standard (PCMCIA) and JEIDA, providing electrical and physical compatibility. The PC Card form factor offers an industry standard pinout and mechanical outline, allowing density upgrades without system design changes.

WEDC's standard cards are shipped with WEDC's Logo. Cards are also available with blank housings (no Logo). The blank housings are available in both a recessed (for label) and flat housing. Please contact WEDC sales representative for further information on Custom artwork.



BLOCK DIAGRAM



Device type	Manuf ID	Device ID
28F004S5	89H	A7H
28F008SA	89H	A2H
28F008S5	89H	A6H
28F016S5	89H	AAH



REGISTERS IN ATTRIBUTE MEMORY SPACE*

ADDRESS	REGISTER NAME
4100h	Status Register
4002h	Config. and Status Register
4000h	Configuration Option Register

*Cards without Att. Mem and FLA51- FLA66 do not have registers

COR

CONFIGURATION OPTION REGISTER: ADRS = 4000h
WRITE ONLY

SRES	LREQ	Configuration Index					
D7	D6	D5	D4	D3	D2	D1	D0

- D7 Soft Reset, active High
1 = Reset State
0 = End Reset State
- D6 Level Req (not supported)
- D5-D0 Configuration index (not supported)

CSR

CONFIGURATION STATUS REGISTER: ADRS = 4002h
WRITE ONLY

Not Supported					PDwn	Not Supported		
D7	D6	D5	D4	D3	D2	D1	D0	

- D2 Power Down, active High
1 = Place all memory devices in power down mode
0 = Normal Operation Power On default = 0


SR

STATUS REGISTER: ADRS = 4100h
READ ONLY

Not Supported		SReset		PDwn	Not Supported		R/BSY
D7	D6	D5	D4	D3	D2	D1	D0

- D5 Represents the state of SRESET bit in COR (4000h)
1 = Reset
0 = Normal Operation
Power On default D5 = 0
- D3 Represents the state of Power Down bit (D2) in CSR (4002h)
1 = Power Down
- D0 Reflects the card's Ready/Busy signal (pin 16) driven by memory components Ready/Busy outputs. This bit allows software polling of the card's Ready/Busy status.
1 = Ready

MECHANICAL





PINOUT

Pin	Signal name	I/O	Function	Active
1	GND		Ground	
2	DQ ₃	I/O	Data bit 3	
3	DQ ₄	I/O	Data bit 4	
4	DQ ₅	I/O	Data bit 5	
5	DQ ₆	I/O	Data bit 6	
6	DQ ₇	I/O	Data bit 7	
7	\overline{CE}_1	I	Card enable 1	LOW
8	A ₁₀	I	Address bit 10	
9	\overline{OE}	I	Output enable	LOW
10	A ₁₁	I	Address bit 11	
11	A ₉	I	Address bit 9	
12	A ₈	I	Address bit 8	
13	A ₁₃	I	Address bit 13	
14	A ₁₄	I	Address bit 14	
15	\overline{WE}	I	Write Enable	LOW
16	$\overline{RDY/BSY}$	O	Ready/Busy	LOW (4)
17	V _{CC}		Supply Voltage	
18	V _{PP1}		Prog. Voltage	NC
19	A ₁₆	I	Address bit 16	
20	A ₁₅	I	Address bit 15	
21	A ₁₂	I	Address bit 12	
22	A ₇	I	Address bit 7	
23	A ₆	I	Address bit 6	
24	A ₅	I	Address bit 5	
25	A ₄	I	Address bit 4	
26	A ₃	I	Address bit 3	
27	A ₂	I	Address bit 2	
28	A ₁	I	Address bit 1	
29	A ₀	I	Address bit 0	
30	DQ ₀	I/O	Data bit 0	
31	DQ ₁	I/O	Data bit 1	
32	DQ ₂	I/O	Data bit 2	
33	WP	O	Write Potect	HIGH
34	GND		Ground	

Pin	Signal name	I/O	Function	Active
35	GND		Ground	
36	\overline{CD}_1	O	Card Detect 1	LOW
37	DQ ₁₁	I/O	Data bit 11	
38	DQ ₁₂	I/O	Data bit 12	
39	DQ ₁₃	I/O	Data bit 13	
40	DQ ₁₄	I/O	Data bit 14	
41	DQ ₁₅	I	Data bit 15	
42	\overline{CE}_2	I	Card Enable 2	LOW
43	VS ₁	O	Voltage Sense 1	NC
44	RFU		Reserved	
45	RFU		Reserved	
46	A ₁₇	I	Address bit 17	
47	A ₁₈	I	Address bit 18	
48	A ₁₉	I	Address bit 19	
49	A ₂₀	I	Address bit 20	2MB(3)
50	A ₂₁	I	Address bit 21	4MB(3)
51	V _{CC}		Supply Voltage	
52	V _{PP2}		Prog. Voltage	NC
53	A ₂₂	I	Address bit 22	8MB(3)
54	A ₂₃	I	Address bit 23	16MB(3)
55	A ₂₄	I	Address bit 24	32MB(3)
56	A ₂₅	I	Address bit 25	64MB(3)
57	VS ₂	O	Voltage Sense 2	NC
58	\overline{RST}	I	Card Reset	HIGH (4)
59	Wait	O	Extended Bus cycle	Low(2,4)
60	RFU		Reserved	
61	\overline{REG}	I	Attrib Mem Select	
62	BVD ₂	O	Bat. Volt. Detect 2	(2)
63	BVD ₁	O	Bat. Volt. Detect 1	(2)
64	DQ ₈	I/O	Data bit 8	
65	DQ ₉	I/O	Data bit 9	
66	DQ ₁₀	O	Data bit 10	
67	\overline{CD}_2	O	Card Detect 2	LOW
68	GND		Ground	

Notes:

1. $\overline{RDY/BSY}$ signal is an "Open drain" type output, pull-up resistor on host side is required.
2. Wait, BVD₁ and BVD₂ are driven high for compatibility.
3. Shows density for which specified address bit is MSB. Higher order address bits are no connects (ie 4MB A₂₁ is MSB A₂₂ - A₂₅ are NC).
4. NC - No Connection for FLA51 - FLA66.



CARD SIGNAL DESCRIPTION

Symbol	Type	Name and Function
A ₀ - A ₂₅	INPUT	ADDRESS INPUTS: A ₀ through A ₂₅ enable direct addressing of up to 64MB of memory on the card. Signal A ₀ is not used in word access mode. A ₂₅ is the most significant bit
DQ ₀ - DQ ₁₅	INPUT/OUTPUT	DATA INPUT/OUTPUT: DQ ₀ THROUGH DQ ₁₅ constitute the bi-directional databus. DQ ₁₅ is the MSB.
$\overline{CE}_1, \overline{CE}_2$	INPUT	CARD ENABLE 1 AND 2: \overline{CE}_1 enables even byte accesses, \overline{CE}_2 enables odd byte accesses. Multiplexing A ₀ , \overline{CE}_1 and \overline{CE}_2 allows 8-bit hosts to access all data on DQ ₀ - DQ ₇ .
\overline{OE}	INPUT	OUTPUT ENABLE: Active low signal gating read data from the memory card.
\overline{WE}	INPUT	WRITE ENABLE: Active low signal gating write data to the memory card.
$\overline{RDY/BSY}^*$	OUTPUT	READY/BUSY OUTPUT: Indicates status of internally timed erase or program algorithms. A high output indicates that the card is ready to accept accesses. A low output indicates that one or more devices in the memory card are busy with internally timed erase or write activities.
$\overline{CD}_1, \overline{CD}_2$	OUTPUT	CARD DETECT 1 and 2: Provide card insertion detection. These signals are internally connected to ground on the card. The host shall monitor these signals to detect card insertion (pulled-up on host side).
WP	OUTPUT	WRITE PROTECT: Write protect reflects the status of the Write Protect switch on the memory card. WP set to high = write protected, providing internal hardware write lockout to the Flash array. If card does not include optional write protect switch, this signal will be pulled low internally indicating write protect = "off".
V _{PP1} , V _{PP2}	N.C.	PROGRAM/ERASE POWER SUPPLY: Provides programming voltages for card (12V). Not connected for 5V only card.
V _{CC}		CARD POWER SUPPLY: (5.0V).
GND		CARD GROUND
\overline{REG}	INPUT	ATTRIBUTE MEMORY SELECT : Active low signal, enables access to Attribute Memory Plane, occupied by Card Information Structure and Card Registers.
RST ^(*)	INPUT	RESET: Active high signal for placing card in Power-on default state. Reset can be used as a Power-Down signal for the memory array.
\overline{WAIT}^*	OUTPUT	WAIT: This signal is pulled high internally for compatibility. No wait states are generated.
BVD1, BVD2	OUTPUT	BATTERY VOLTAGE DETECT: These signals are pulled high to maintain SRAM card compatibility.
VS ₁ , VS ₂	OUTPUT	VOLTAGE SENSE: Notifies the host socket of the card's V _{CC} requirements. VS ₁ and VS ₂ are open to indicate a 5V card .
RFU		RESERVED FOR FUTURE USE
NC		NO INTERNAL CONNECTION TO CARD: pin may be driven or left floating

^(*) Signals not supported by FLA51-66 (N.C)

FUNCTIONAL TRUTH TABLE

READ function	Common Memory						Attribute Memory				
	\overline{CE}_2	\overline{CE}_1	A ₀	\overline{OE}	\overline{WE}	REG	D ₁₅ -D ₈	D ₇ -D ₀	REG	D ₁₅ -D ₈	D ₇ -D ₀
Standby Mode	H	H	X	X	X	X	High-Z	High-Z	X	High-Z	High-Z
Byte Access (8 bits)	H	L	L	L	H	H	High-Z	Even-Byte	L	High-Z	Even-Byte
	H	L	H	L	H	H	High-Z	Odd-Byte	L	High-Z	Not Valid
Word Access (16 bits)	L	L	X	L	H	H	Odd-Byte	Even-Byte	L	Not Valid	Even-Byte
Odd-Byte Only Access	L	H	X	L	H	H	Odd-Byte	High-Z	L	Not Valid	High-Z
WRITE function											
Standby Mode	H	H	X	X	X	X	X	X	X	X	X
Byte Access (8 bits)	H	L	L	H	L	H	X	Even-Byte	L	X	Even-Byte
	H	L	H	H	L	H	X	Odd-Byte	L	X	X
Word Access (16 bits)	L	L	X	H	L	H	Odd-Byte	Even-Byte	L	X	Even-Byte
Odd-Byte Only Access	L	H	X	H	L	H	Odd-Byte	X	L	X	X



ABSOLUTE MAXIMUM RATINGS ⁽¹⁾

Operating Temperature TA (ambient)	
Commercial	0°C to +60 °C
Industrial	-40°C to +85 °C
Storage Temperature	
Commercial	30°C to +80 °C
Industrial	-40°C to +85 °C
Voltage on any pin relative to Vss	-0.5V to VCC+0.5V
Vcc supply Voltage relative to Vss	-0.5V to +7.0V

Note:

(1) Stress greater than those listed under "Absolute Maximum ratings" may cause permanent damage to the device. This is a stress rating only and functional operation at these or any other conditions greater than those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

DC CHARACTERISTICS ⁽¹⁾

Symbol	Parameter	Density(Mbytes)	Notes	Typ ⁽³⁾	Max	Units	Test Conditions
I _{CCR}	V _{CC} Read Current	All			35	mA	V _{CC} = V _{CCmax} t _{cycle} = 150ns, CMOS levels
I _{CCW}	V _{CC} Program Current	All	28F008S5 28F016S5		75	mA	
I _{CCW}	V _{CC} Program Current	All	28F008SA		30	mA	
I _{PPW}	V _{PP} Program Current	All	V _{pp} =12V		30	mA	
I _{CCE}	V _{CC} Erase Current	All			100	mA	
I _{CCS} (CMOS)	V _{CC} Standby Current	2MB	2	110	230	μA	V _{CC} = V _{CCmax} Control Signals = V _{CC} Reset = V _{SS} , CMOS levels
		20MB	28F008SA	900			
		2MB	2	600			
		20MB	28F008S5	420			
		4MB	2	60			
		40MB	28F016S5	380			

CMOS Test Conditions: V_{CC} = 5V ± 5%, V_{IL} = V_{SS} ± 0.2V, V_{IH} = V_{CC} ± 0.2V

Notes:

- All currents are RMS values unless otherwise specified. I_{CCR}, I_{CCW} and I_{CCE} are based on Byte wide operations. For 16 bit operation values are double.
- Control Signals: CE₁, CE₂, OE, WE, REG.
- Typical: V_{CC} = 5V, T = +25C.

Symbol	Parameter	Notes	Min	Max	Units	Test Conditions
I _{LI}	Input Leakage Current	1		±20	μA	V _{CC} = V _{CCMAX} V _{IN} = V _{CC} or V _{SS}
I _{LO}	Output Leakage Current	1		±20	μA	V _{CC} = V _{CCMAX} V _{OUT} = V _{CC} or V _{SS}
V _{IL}	Input Low Voltage	1	0	0.8	V	
V _{IH}	Input High Voltage	1	0.7V _{CC}	V _{CC} +0.5	V	
V _{OL}	Output Low Voltage	1		0.4	V	I _{OL} = 3.2mA
V _{OH}	Output High Voltage	1	V _{CC} -0.4	V _{CC}	V	I _{OH} = -2.0mA
V _{LKO}	V _{CC} Erase/Program Lock Voltage	1	2.0		V	

Notes:

- Values are the same for byte and word wide modes for all card densities.
- Exceptions: Leakage currents on CE₁, CE₂, OE, REG and WE will be < 500 μA when V_{IN} = GND due to internal pull-up resistors. Leakage currents on RST will be < 150μA when V_{IN}=V_{CC} due to internal pull-down resistor.




AC CHARACTERISTICS - READ TIMING PARAMETERS

SYMBOL (PCMCIA)	Parameter	150ns		Unit
		Min	Max	
$t_{c(R)}$	Read Cycle Time	150		ns
$t_{A(A)}$	Address Access Time		150	ns
$t_{A(CE)}$	Card Enable Access Time		150	ns
$t_{A(OE)}$	Output Enable Access Time		75	ns
$t_{SU(A)}$	Address Setup Time		20	ns
$t_{SU(CE)}$	Card Enable Setup Time		0	ns
$t_{H(A)}$	Address Hold Time		20	ns
$t_{H(CE)}$	Card Enable Hold Time		20	ns
$t_{V(A)}$	Output Hold from Address Change		0	ns
$t_{DIS(CE)}$	Output Disable Time from \overline{CE}		75	ns
$t_{DIS(OE)}$	Output Disable Time from \overline{OE}		75	ns
$t_{EN(CE)}$	Output Enable Time from \overline{CE}	5		ns
$t_{EN(OE)}$	Output Enable Time from \overline{OE}	5		ns
$t_{REC(RSR)}$	Power Down recovery to Output Delay. $V_{CC} = 5V$		500	ns

Note: AC timing diagrams and characteristics are guaranteed to meet or exceed PCMCIA 2.1 specifications.

READ TIMING DIAGRAM



Note: Signal may be high or low in this area.




AC CHARACTERISTICS - WRITE TIMING PARAMETERS

SYMBOL (PCMCIA)	Parameter	150ns		Unit
		Min	Max	
t_{cW}	Write Cycle Time	150		ns
$t_w(WE)$	Write Pulse Width	80		ns
$t_{su}(A)$	Address Setup Time	20		ns
$t_{su}(A-WEH)$	Address Setup Time for \overline{WE}	100		ns
$t_{su}(CE-WEH)$	Card Enable Setup Time for \overline{WE}	100		ns
$t_{su}(D-WEH)$	Data Setup Time for \overline{WE}	50		ns
$t_H(D)$	Data Hold Time	20		ns
$t_{rec}(WE)$	Write Recover Time	20		ns
$t_{dis}(WE)$	Output Disable Time from \overline{WE}		75	ns
$t_{dis}(OE)$	Output Disable Time from \overline{OE}		75	ns
$t_{en}(WE)$	Output Enable Time from \overline{WE}	5		ns
$t_{en}(OE)$	Output Enable Time from \overline{OE}	5		ns
$t_{su}(OE-WE)$	Output Enable Setup from \overline{WE}	10		ns
$t_H(OE-WE)$	Output Enable Hold from \overline{WE}	10		ns
$t_{su}(CE)$	Card Enable Setup Time from \overline{OE}	0		ns
$t_H(CE)$	Card Enable Hold Time	20		ns

Note: AC timing diagrams and characteristics are guaranteed to meet or exceed PCMCIA 2.1 specifications.

WRITE TIMING DIAGRAM



Note:

- Signal may be high or low in this area.
- When the data I/O pins are in the output state, no signals shall be applied to the data pins (D15-D0) by the host system.




DATA WRITE AND ERASE PERFORMANCE (1,3)
VCC = 5V ± 5%, TA = 0C TO + 70C

Symbol	Parameter	Notes	Min	Typ ⁽¹⁾	Max	Units
t _{WHQV1} t _{EHQV1}	Word/Byte Program time	4		8		µs
t _{WHQV2} t _{EHQV2}	Block Program Time	device SA		0.6	2.1	sec
		device S5	0.4	0.5		
	Block Erase Time	device SA		1.6	10	sec
		device S5	0.9	1.1		

Notes:

1. Typical: Nominal voltages and TA = 25C.
2. Excludes system overhead.
3. Valid for all speed options.
4. To maximize system performance RDY/BSY signal should be polled.

PRODUCT MARKING




Note:

Some products are currently marked with our pre-merger company name/acronym (EDI). During our transition period, some products will also be marked with our new company name/acronym (WED). Starting October 2000 all PCMCIA products will be marked only with the WED prefix.



PART NUMBERING



CARD FAMILY AND VERSION INFORMATION

FLA21-FLA24 Based on **28F008SA** (requires 12V VPP for programming and erase functions)

- FLA21** No Attribute Memory, no Write Protect
- FLA22** With Attribute Memory, no Write Protect
- FLA23** No Attribute Memory, with Write Protect
- FLA24** With Attribute Memory, with Write Protect

Example P/N **7P004FLA2200C15**

FLA25-FLA28 Based on **28F008S5** for 5V only applications

- FLA25** No Attribute Memory, no Write Protect
- FLA26** With Attribute Memory, no Write Protect
- FLA27** No Attribute Memory, with Write Protect
- FLA28** With Attribute Memory, with Write Protect

Example P/N **7P004FLA2600C15**

FLA29-FLA32 Based on **28F016S5** for 5V only applications

- FLA29** No Attribute Memory, no Write Protect
- FLA30** With Attribute Memory, no Write Protect
- FLA31** No Attribute Memory, with Write Protect
- FLA32** With Attribute Memory, with Write Protect

Example P/N **7P004FLA3000C15**

FLA33-FLA36 Based on **28F004S5** for 5V only applications

- FLA33** No Attribute Memory, no Write Protect
- FLA34** With Attribute Memory, no Write Protect
- FLA35** No Attribute Memory, with Write Protect
- FLA36** With Attribute Memory, with Write Protect

Example P/N **7P004FLA3600C15**



FLA51-FLA54 Based on **28F008SA**; the same as FLA21-FLA24 with exception:

- no registers
- signals RST, RDY/BSY, Wait are not connected
- FLA51** No Attribute Memory, no Write Protect
- FLA52** With Attribute Memory, no Write Protect
- FLA53** No Attribute Memory, with Write Protect
- FLA54** With Attribute Memory, with Write Protect
- Example P/N **7P004FLA5200C15**

FLA59-FLA62 Based on **28F016S5**; the same as FLA29-FLA32 with exception:

- no registers
- signals RST, RDY/BSY, Wait are not connected
- FLA59** No Attribute Memory, no Write Protect
- FLA60** With Attribute Memory, no Write Protect
- FLA61** No Attribute Memory, with Write Protect
- FLA62** With Attribute Memory, with Write Protect
- Example P/N **7P004FLA6000C15**

FLA55-FLA58 Based on **28F008S5**; the same as FLA25-FLA28 with exception:

- no registers
- signals RST, RDY/BSY, Wait are not connected
- FLA55** No Attribute Memory, no Write Protect
- FLA56** With Attribute Memory, no Write Protect
- FLA57** No Attribute Memory, with Write Protect
- FLA58** With Attribute Memory, with Write Protect
- Example P/N **7P004FLA5600C15**

FLA63-FLA66 Based on **28F004S5**; the same as FLA33-FLA36 with exception:

- no registers
- signals RST, RDY/BSY, Wait are not connected
- FLA63** No Attribute Memory, no Write Protect
- FLA64** With Attribute Memory, no Write Protect
- FLA65** No Attribute Memory, with Write Protect
- FLA66** With Attribute Memory, with Write Protect
- Example P/N **7P004FLA6600C15**

ORDERING INFORMATION

7P XXX FLAYY SS I ZZ

XXX

002 ¹⁾	2MB	018 ¹⁾	18MB
004	4MB	020	20MB
006 ¹⁾	6MB	024 ²⁾	24MB
008	8MB	028 ²⁾	28MB
010 ¹⁾	10MB	032 ²⁾	32MB
012	12MB	036 ²⁾	36MB
014 ¹⁾	14MB	040 ²⁾	40MB
016	16MB		

1) Available only for FLA21-FLA24, FLA25-FLA28, FLA51-FLA54, and FLA55-FLA59

2) Available only for FLA29-FLA32 and FLA59-FLA62

FLAYY

Card Family and Version (See Card Family and Version Information)

SS

- 00 WEDC Logo Silkscreen
- 01 Blank Housing, Type I
- 02 Blank Housing, Type I Recessed

T

- C = Commercial 0°C to +70°C
- I** = Industrial -40°C to +85°C

ZZ

- 15 150ns

Notes: Options without attribute memory and with hardware write protect switch are available.

** Denotes advanced information.



CIS INFORMATION FOR FLA SERIES CARDS

ADDRESS	VALUE	DESCRIPTION
00H	01H	CISTPL_DEVICE
02H	03H	TPL_LINK
04H	53H	FLASH = 150ns (device writable)
06H	06H	CARD SIZE: 2MB
	0EH	4MB
	16H	6MB
	1EH	8MB
	26H	10MB
	2EH	12MB
	36H	14MB
	3EH	16MB
	46H	18MB
	4EH	20MB
	5EH	24MB
	6EH	28MB
	7EH	32MB
	8EH	36MB
	9EH	40MB
08H	FFH	END OF DEVICE
0AH	18H	CISTPL_JEDEC_C
0CH	02H	TPL_LINK
0EH	89H	INTEL - ID
10H	A2H	INTEL 28F008SA - ID
	A6H	INTEL 28F008S5 - ID
	AAH	INTEL 28F016S5 - ID
12H	17H	CISTPL_DEVICE_A
14H	03H	TPL_LINK
16H	42H	EEPROM - 200ns
18H	01H	Device Size = 2KBytes
1AH	FFH	END OF TUPLE
1CH	1EH	CISTPL_DEVICEGEO
1EH	06H	TPL_LINK
20H	02H	DGTPL_BUS
22H	11H	DGTPL_EBS
24H	01H	DGTPL_RBS
26H	01H	DGTPL_WBS
28H	01H	DGTPL_PART
2AH	01H	FLASH DEVICE NON-INTERLEAVED
2CH	20H	CISTPL_MANFID
2EH	04H	TPL_LINK(04H)
30H	F6H	EDI TPLMID_MANF: LSB
32H	01H	EDI TPLMID_MANF: MSB
34H	00H	LSB: Number Not Assigned
36H	00H	MSB: Number Not Assigned
38H	15H	CISTPL_VERS1
3AH	47H	TPL_LINK
3CH	05H	TPLL1V1_MAJOR
3EH	00H	TPLL1V1_MINOR
40H	45H	E

ADDRESS	VALUE	DESCRIPTION
42H	44H	D
44H	49H	I
46H	37H	7
48H	50H	P
4AH	30H	0
4CH		x
4EH		x
50H	46H	F
52H	4CH	L
54H	41H	A
56H	32H	2 based on 28F008SA
58H	32H	2 with Att. Mem. no WP
	32H	2 based on 28F008S5
	36H	6 with Att. Mem. no WP
	33H	3 based on 28F016S5
	30H	0 with Att. Mem. no WP
5AH	2DH	-
5CH	2DH	-
5EH	2DH	-
60H	31H	1
62H	35H	5
64H	20H	SPACE
66H	00H	END TEXT
68H	43H	C
6AH	4FH	O
6CH	50H	P
6EH	59H	Y
70H	52H	R
72H	49H	I
74H	47H	G
76H	48H	H
78H	54H	T
7AH	20H	SPACE
66H	00H	END TEXT
68H	43H	C
6AH	4FH	O
6CH	50H	P
6EH	59H	Y
70H	52H	R
72H	49H	I
74H	47H	G
76H	48H	H
78H	54H	T
7AH	20H	SPACE
7CH	45H	E
7EH	4CH	L
80H	45H	E
82H	43H	C
84H	54H	T
86H	52H	R

The shaded area (addresses 56H 58H) represents just some of the family versions. For all the versions see the Card Family and Version information.



CIS INFORMATION FOR FLA SERIES CARDS (CONT.)

ADDRESS	VALUE	DESCRIPTION
88H	4FH	O
8AH	4EH	N
8CH	49H	I
8EH	43H	C
90H	20H	SPACE
92H	44H	D
94H	45H	E
96H	53H	S
98H	49H	I
9AH	47H	G
9CH	4EH	N
9EH	53H	S
A0H	20H	SPACE
A2H	49H	I
A4H	4EH	N
A6H	43H	C
A8H	4FH	O
AAH	52H	R
ACH	50H	P
AEH	4FH	O
B0H	52H	R
B2H	41H	A
B4H	54H	T
B6H	45H	E
B8H	44H	D
BAH	20H	SPACE
BCH	00H	END TEXT
BEH	31H	1
C0H	39H	9
C2H	39H	9
C4H	37H	7
C6H	00H	END TEXT
C8H	FFH	END OF LIST
CAH	1AH	CISTPL_CONF
CCH	05H	TPL_LINK
CEH	01H	TPCC_SZ
D0H	00H	TPCC_LAST
D2H	00H	TPCC_RADR
D4H	40H	TPCC_RADR
D6H	03H	TPCC_RMSK
D8H	00H	NULL CONTROL TUPLE
DAH	FFH	CISTPL_END
DCH	00H	INVALID ADDRESS

The shaded area (addresses BEH C0H C2H C4H) can be different.
It represents the year of introducing the version of the card.



Document Title

PCMCIA Flash Memory Card - FLA Series

Revision History

<u>Rev level</u>	<u>Description</u>	<u>Date</u>
rev 0	initial release	May 26, 1998
rev 1	Logo change	May 27, 1999
rev 2	Change in Ordering info: added FLA24, took "EDI" off of all part numbers, changed "EDI Silkscreen" to "WEDC Logo Silkscreen"	January 31, 2000
rev 3	Heading/Logo changed and added to all pages Changes to Pages 1 & 12 Pages 9-11: Added Product Marking Info, added Family and Version Information, edited Ordering Info, edited General description and edited Architecture Overview	May 30, 2000
rev 4	Corrected Errors on pgs. 6 & 7	August 1, 2000
rev 5	CIS information changed, highlighting FLA51-66 family issues (notes added)	January 9, 2003