



www.datasheet4u.com

General Description

Applications

The MAX6620 controls the speeds of up to four fans using four independent linear voltage outputs. The drive voltages for the fans are controlled directly over the I²C interface. Each output drives the base of an external bipolar transistor or the gate of a FET in highside drive configuration. Voltage feedback at the fan's power-supply terminal is used to force the correct output voltage.

The MAX6620 offers two methods for fan control. In RPM mode, the MAX6620 monitors four fan tachometer logic outputs for precise (\pm 1%) control of fan RPM and detection of fan failure. In DAC mode, each fan is driven with a voltage resolution of 9 bits and the tachometer outputs of the fans are monitored for failure.

The DAC_START input selects the fan power-supply voltage at startup to ensure appropriate fan drive when power is first applied. A watchdog feature turns the fans fully on to protect the system if there are no valid I²C communications within a preset timeout period.

The MAX6620 operates from a 3.0V to 5.5V power supply with low 250 μ A supply current, and the l²C-compatible interface makes it ideal for fan control in a wide range of cooling applications. The MAX6620 is available in a 28-pin TQFN package and operates over the -40°C to +125°C automotive temperature range.

Consumer Products Servers Communications Equipment Storage Equipment _Features


- Controls Up to Four Independent Fans With Linear (DC) Drive
- Uses Four External Low-Cost Pass Transistors
- 1% Accuracy Precision RPM Control
- Controlled Voltage Rate-Of-Change for Best Acoustics
- I²C Bus Interface
- 3.0V to 5.5V Supply Voltage Range
- ♦ 250µA (typ) Operating Supply Current
- ♦ 3µA (typ) Shutdown Supply Current
- Small 5mm x 5mm Footprint

Ordering Information

PART	TEMP RANGE	PIN- PACKAGE	PKG CODE					
MAX6620ATI+	-40°C to +125°C	28 TQFN-EP*	T2855-8					
+Denotes a lead-free package.								

EP – Exposed paddlo

*EP = Exposed paddle.



Typical Application Circuit appears at end of data sheet.

M/IXI/M

_ Maxim Integrated Products 1

For pricing, delivery, and ordering information, please contact Maxim Direct at 1-888-629-4644.com or visit Maxim's website at www.maxim-ic.com.

ABSOLUTE MAXIMUM RATINGS

VCC to GND	0.3V to +6.0V
FAN_FAIL, SDA, SCL to GND	0.3V to +6.0V
ADDR, SPINUP_START, DAC_START, WD	_START,
X1, X2 to GND	-0.3V to (V _{CC} + 0.3V)
All Other Pins to GND	0.3V to +13.5V
Input Current at DACOUT_ Pins (Note 1)	+5mA/-50mA
Input Current at Any Pin (Note 1)	5mA
ESD Protection (all pins, Human Body Mod	el) (Note 2) ±2000V

Continuous Power Dissipation ($T_A = +70^{\circ}C$)	
28-Pin TQFN (derate 34.5mW/°C above +70°C)2758.6mW	
Operating Temperature Range40°C to +125°C	
Junction Temperature+150°C	
Storage Temperature Range65°C to +150°C	
Lead Temperature (soldering, 10s)+300°C	

Note 1: Absolute Maximum Ratings indicate limits beyond which damage to the device may occur. DC and AC electrical specifications do not apply when operating the device beyond its rated operating conditions.

Note 2: Human Body Model, 100pF discharged through a $1.5k\Omega$ resistor.

Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

ELECTRICAL CHARACTERISTICS

(T_A = -40°C to +125°C, V_{CC} = 3.0V to 5.5V, unless otherwise noted. Typical values are at T_A = +25°C, V_{CC} = 3.3V.) (Note 3)

PARAMETER	SYMBOL	CON	DITION	MIN	ТҮР	MAX	UNITS
Operating Supply Voltage	V _{CC}			3.0		5.5	V
Operating Supply Current	ICC	$V_{CC} = 5.5V$		0.25	0.60	mA	
Quieseent Queelu Querent		I ² C inactive			0.2	0.5	mA
Quiescent Supply Current		Shutdown mode			3	20	μA
	Vfanhi			10	12	13.5	V
V _{FAN} Supply Voltage	VFANLO			4.0	5.0	5.5	v
		V _{GND} + 10V < V _{DACC} V _{FAN} = 12V	DUT_ < 11.5V,	-18			
DACOUT_ Output Current	IDACOUT_	V _{GND} + 3V < V _{DACOU} V _{FAN} = 12V	-16			mA	
DACOUT_ Output Voltage	VDACOUT_	IDACOUT_ = 5mA		0.05		V _{FAN} - 0.1	V
	DACFBHS		V _{FAN} = V _{FANHI}		256/535		
DAC Feedback Voltage at Half		At DACFB_, code = 0x100, IDACOUT_ = 5mA	VFAN = VFANLO		256/567		V
Scale			$V_{FAN} = 12V$	5.54	5.74	5.94	V
			$V_{FAN} = 5V$	2.05	2.25	2.45	
	DACFBFS		V _{FAN} = V _{FANHI}		511/535		
DAC Feedback Voltage at Full	DACEBES	At DACFB_, code = 0x1FF,	VFAN = VFANLO		511/567		v
Scale	VDACFB511	$I_{DACOUT} = 5mA$	$V_{FAN} = 12V$	11.25	11.45	11.65	v
	VDACFB511		$V_{FAN} = 5V$	4.3	4.5	4.7	
Drive Voltage Resolution					9		Bit
DACFB_ Impedance	RDACFB				1		MΩ
TACH Minimum Input Pulse Width				25			μs
Internal Reference Frequency Accuracy		(Note 4)		-3		+3	%
TACH Count Accuracy (Note 4)		Using 32.768kHz crys	stal	-0.1		+0.1	%
TACH COUNT ACCURACY (NOLE 4)		Using on-chip oscillat	or	-2		+2	/0



www.dELECTRICAL CHARACTERISTICS (continued)

 $(T_A = -40^{\circ}C \text{ to } + 125^{\circ}C, V_{CC} = 3.0V \text{ to } 5.5V, \text{ unless otherwise noted. Typical values are at } T_A = +25^{\circ}C, V_{CC} = 3.3V.)$ (Note 3)

PARAMETER	SYMBOL	CONDITION	MIN	ТҮР	MAX	UNITS
		Using 32.768kHz crystal, test at 850RPM	-1		+1	<u> </u>
Fan Control Accuracy (Note 4)		Using on-chip oscillator	-3		+3	%
XTAL Oscillator Startup Time				2		S
X1 Input Threshold				0.7		V
	VCC			2		M
POR Threshold	VFAN			3.5		V
LOGIC (SDA, SCL, FAN_FAIL, W	D_START, T	ACH_)				
Input High Voltage	VIH		V _{CC} x			V
	۷IH		0.7			v
Input Low Voltage	VIL				V _{CC} x 0.3	V
Input High Current	Ιн				1.0	μA
Input Low Current	ЦĽ				-1.0	μA
Input Capacitance		All digital inputs		6		рF
Output High Current					100	μA
Output Low Voltage		I _{OL} = 3mA			0.4	V
LOGIC (DAC_START, SPIN_STAI	RT, ADDR)	·	•			•
Input High Voltage	VIH		V _{CC} - 0.5			V
Input Low Voltage	VIL				0.5	V
Input High Current	IIH				1.0	μA
Input Low Current	١ _{١L}				-1.0	μA
Input Capacitance		All digital inputs		6		рF
I ² C-COMPATIBLE TIMING (Notes	5, 6)					
Serial Clock Frequency	fscl				400	kHz
Bus Free Time Between STOP and START Conditions	tBUF		1.3			μs
START Condition Hold Time	thd:sta		0.6			μs
STOP Condition Setup Time	ts∪:sto		600			ns
Clock Low Period	tlow		1.3			μs
Clock High Period	thigh		0.6			μs
START Condition Setup Time	tsu:sta		600			ns
Data Setup Time	tsu:dat		100			ns
Data Out Hold Time	tDH		100			ns
Data In Hold Time	thd:dat	(Note 6)	0		0.9	μs
Maximum Receive SCL/SDA Rise Time	t _R	(Note 8)		300		ns
Minimum Receive SCL/SDA Rise Time	t _R	(Note 7)		20 + 0.1 x C _B		ns

MAX6620

www.DataSheet4U.com

ELECTRICAL CHARACTERISTICS (continued)

 $(T_A = -40^{\circ}C \text{ to } + 125^{\circ}C, V_{CC} = 3.0V \text{ to } 5.5V, \text{ unless otherwise noted. Typical values are at } T_A = +25^{\circ}C, V_{CC} = 3.3V.)$ (Note 3)

PARAMETER	SYMBOL	CONDITION	MIN	ТҮР	MAX	UNITS
Maximum Receive SCL/SDA Fall Time	tF			300		ns
Minimum Receive SCL/SDA Fall Time	te I (Note 7)			ns		
Transmit SDA Fall Time t _F ((Note 7)	20 + 0.1 x C _B		250	ns
Pulse Width of Suppressed Spike	tsp	(Note 8)	0		50	ns
Output Fall Time		$C_{L} = 400 pF, I_{OUT} = 3mA$			250	ns
SDA Time Low for Reset of Serial Interface	TIMEOUT	(Note 9)	20		50	ms

Note 3: All parts will operate properly over the V_{CC} supply voltage range of 3.0V to 5.5V.

Note 4: Guaranteed by design and characterization.

Note 5: All timing specifications are guaranteed by design.

Note 6: A master device must provide a hold time of at least 300ns for the SDA signal to bridge the undefined region of SCL's falling edge.

Note 7: C_B = total capacitance of one bus line in pF. Tested with C_B = 400pF.

Note 8: Input filters on SDA and SCL suppress noise spikes less than 50ns.

Note 9: Holding the SDA line low for a time greater than t_{TIMEOUT} will cause the devices to reset SDA to the idle state of the serial bus communication (SDA set high).





Figure 1. I²C Serial Interface Timing

MAX6620

Typical Operating Characteristics

www.datasheet4u.com

(V_{CC} = 3.3V, V_{FAN} = 12V, T_A = $+25^{\circ}$ C, unless otherwise noted.)



MAX6620


www.DataSheet4U.com



da<u>tasheet4u.com</u>

Typical Operating Characteristics (continued)

(V_{CC} = 3.3V, V_{FAN} = 12V, T_A = $+25^{\circ}C$, unless otherwise noted.)



www.DataSheet4U.com

Pin Description

PIN	NAME	FUNCTION
1	SCL	$I^{2}C$ Serial-Clock Input. Can be pulled up to 5.5V regardless of V _{CC} . Open circuit when V _{CC} = 0V.
2	SDA	Open-Drain, I ² C Serial-Data Input/Output. Can be pulled up to 5.5V regardless of V _{CC} . Open circuit when V _{CC} = 0V.
3	WD_START	Startup Watchdog Set Input. This input is sampled when power is first applied and sets the initial I^2C watchdog behavior. When connected to GND, the watchdog function is disabled. When connected to V _{CC} , the MAX6620 monitors SDA. If 10s elapse without a valid I^2C transaction, the fan drive goes to 100%.
4, 10, 11, 18, 25	GND	Ground
5	ADDR	I^2C Address Set Input. This input is sampled when power is first applied and sets the I^2C slave address. When connected to GND, the slave address will be 0x50. When unconnected, the slave address will be 0x52. When connected to V _{CC} , the slave address will be 0x54.
6	DAC_START	Startup Fan Drive DAC Set Input. This input is sampled when power is first applied and sets the power-up value for the fan drive voltage. When connected to GND, the fan drive voltage will be 0%. When unconnected, the fan drive voltage will be 75%. When connected to V _{CC} , the fan drive voltage will be 100%.
7	SPINUP_START	Startup Spin-Up Set Input. This input is sampled when power is first applied and sets the initial spin-up behavior. When connected to GND, spin-up is disabled. When connected to V_{CC} at power-up, the fan is driven with a full-scale drive voltage until two tachometer pulses have been detected, or 1s has elapsed. When unconnected, the fan is driven with a full-scale drive voltage until two tachometer pulses have been detected, or 0.5s has elapsed. Spin-up behavior may be modified by writing appropriate settings to the MAX6620's registers.
8, 9	X1, X2	Crystal Oscillator Inputs. Connections for a standard 32.768kHz quartz crystal. The internal oscillator circuitry is designed for operation with a crystal having a specified load capacitance (C_L) of 12pF. Connect an external 32.768kHz oscillator across X1 and X2 for operation with the external oscillator. If no crystal or external oscillator is connected, the MAX6620 will use its internal oscillator.
12, 17, 19, 24	DACOUT4- DACOUT1	Fan Drive DAC Outputs. Connect to the gate of a p-channel MOSFET or base of a PNP bipolar transistor.
13, 16, 20, 23	DACFB4- DACFB1	DAC Feedback Inputs. Connect a 0.1µF capacitor between these pins and GND. Connect to the supply pin of the fan and to the drain of a p-channel MOSFET or collector of a PNP bipolar transistor.
14, 15, 21, 22	TACH4-TACH1	Fan Tachometer Logic Inputs. These inputs accept input voltages up to VFAN.
26	FAN	Fan Power-Supply Voltage Input. Connect to the fan power supply (VFAN). Bypass with a $0.1 \mu F$ capacitor to GND.
27	VCC	Power-Supply Input. 3.3V nominal. Bypass V_{CC} to GND with a 0.1µF capacitor.
28	FAN_FAIL	Active-Low, Open-Drain Fan Failure Output. Active only when fault is present; open-circuit when $V_{CC} = 0V$. This pin can be pulled up to 5.5V regardless of V_{CC} .
_	EP	Exposed Paddle. Internally connected to GND. Connect to a large ground plane to maximize thermal performance. Not intended as an electrical connection point.

MAX6620

datasheet4u.com

_Detailed Description

The MAX6620 controls the speeds of up to four fans using four independent linear voltage outputs. The drive voltages for the fans are controlled directly over the I²C interface. Each of the outputs (DACOUT1– DACOUT4) drive the base of an external PNP or the gate of a p-channel MOSFET. Voltage feedback at the fan's power-supply terminal is used to force the output voltage.

The MAX6620 monitors fan tachometer logic outputs for precise (1%) control of fan RPM and detection of fan failure. When the MAX6620 is used with 2-wire fans, these inputs are not used, and the fans can be driven to the desired voltage without using tachometer feedback.

Three inputs set the fan drive status on application of power. The DAC_START input selects the fan-supply voltage (100%, 75%, or 0%) at startup to ensure appropriate fan drive when power is first applied. The SPIN_START input selects whether spin-up will be applied to the fans at power-up. WD_START selects whether lack of I²C activity will force the fans to full speed. When the watchdog function is enabled, the fans will be driven to full speed if there is no I²C activity for a period of 2s, 6s, or 10s.

Digital Interface

The MAX6620 features an I²C-compatible, 2-wire serial interface consisting of a bidirectional serial data line (SDA) and a serial clock line (SCL). SDA and SCL facilitate bidirectional communication between the MAX6620 and the master at rates up to 400kHz. The master (typically a microcontroller) initiates data transfer on the bus and generates SCL. SDA and SCL require 4.7k Ω (typ) pullup resistors.

Bit Transfer

One data bit is transferred during each SCL clock cycle. Nine clock cycles are required to transfer the data into or out of the MAX6620. The data on SDA must remain stable during the high period of the SCL clock pulse, as changes in SDA while SCL is high are control signals (see the *START and STOP Conditions* section). Both SDA and SCL idle high.

S ADDRESS WR			ADDRESS WR A COMMA		MAND	ND A		DATA		Α		Р		
	7 bi	ts				8 b	oits			8 bi	ts			1
Slave Address: equiva- lent to chip-select line of a 3-wire interface Read Byte Format						Byte: s u are wi		s which to	set by	the co ds, cor	a goes into to mmand by nfiguration r	/te (to	set	
S	ADDRESS	WR	Α	COMMAN	D	Α	S	AD	DRESS	RD	Α	DATA	Ā	Р
	7 bits			8 bits				-	7 bits			8 bits		
	Slave Add lent to chip-			Command which reg reading fro	jister y			due	e Address to chang direction			Data Byte the regist command	er set b	
Send	l Byte Form	at					Re	ceiv	e Byte F	ormat				
s	ADDRESS	WR	A	COMMAND	Α	Р		S	ADDRES	S RD	Α	DATA	Ā	Р
	7 bits			8 bits					7 bits			8 bits		
	TART CONDI	-	m Ut	ommand Byte and with no sed for one-sl	data, i hot con	usually nmand	/	I				Data Byte: the registe by the las write byte also used response re	er comr st read transn for SME	nandeo byte o hission Bus aler

Figure 2. I²C Protocols




Figure 3. I²C Write Timing Diagram




Figure 4. I²C Read Timing Diagram

START and STOP Conditions

The master initiates a transmission with a START condition (S), a high-to-low transition on SDA with SCL high. The master terminates a transmission with a STOP condition (P), a low-to-high transition on SDA while SCL is high (Figure 3). The STOP condition frees the bus and places all devices in F/S mode (Figure 1). Use a repeated START condition (Sr) in place of a STOP condition to leave the bus active and in its current timing mode.

Acknowledge Bits

Successful data transfers are acknowledged with an acknowledge bit (A) or a not-acknowledge bit (\overline{A}) . Both the master and the MAX6620 (slave) generate acknowl-

edge bits. To generate an acknowledge, the receiving device must pull SDA low before the rising edge of the acknowledge-related clock pulse (9th pulse), and keep it low during the high period of the clock pulse (Figure 4). To generate a not acknowledge, the receiver allows SDA to be pulled high before the rising edge of the acknowledge-related clock pulse, and leaves it high during the high period of the clock pulse. Monitoring the acknowledge bits allows for detection of unsuccessful data transfers. An unsuccessful data transfer happens if a receiving device is busy or if a system fault has occurred. In the event of an unsuccessful data transfer, the master should reattempt communication at a later time.

9

MAX6620

MAX6620

Slave Address

A master initiates communication with a slave device by issuing a START condition followed by a slave address byte. As shown in Figure 5, the slave address byte consists of 7 address bits and a read/write bit (R/W). When idle, the MAX6620 continuously waits for a START condition followed by its slave address. The first four bits (MSBs) of the slave address have been factory programmed and are always **0101** and the seventh bit is **0**. Connect ADDR to GND or V_{CC}, or leave it unconnected to program D2 and D1 of the slave address according to Table 1.

Table 1. Slave Address Setting withADDR Pin

ADDR CONNECTION	SLAVE ADDRESS					
ADDR CONNECTION	HEX	BINARY				
GND	0x50	0101 000				
Unconnected	0x52	0101 010				
Vcc	0x54	0101 100				

After receiving the address, the MAX6620 (slave) issues an acknowledgement by pulling SDA low for one clock cycle.

Data Byte (Read and Write)

Single Read and Burst Read. A single read begins with the bus master issuing a START condition followed by the seven slave ID address bits and a zero (WR, Figure 2), which is followed by an acknowledge bit (A) from the slave corresponding to the slave ID. Next, the master sends out an 8-bit register address, which is also followed by an acknowledge bit from the slave. The bus master issues another START condition and the same seven slave ID address bits followed by a one (RD, Figure 2), with the slave producing an acknowledge bit. The slave then sends out the 8-bit data corresponding to the register address previously written by the master. The bus master sends back a not-acknowledge bit (A). This completes the single read process and a STOP condition is issued by the bus master.

In a burst read, the process is the same as a single read except that the bus master issues an acknowledge bit after each byte transmitted by the slave. After each acknowledge bit, the register address increments by one, and the data from the next register is transmitted by the slave. The process continues, with data reads followed by acknowledges. After the register with the highest address is read, the register pointer rolls over to point to the first register. To terminate a burst read, the bus master issues a STOP condition.

Single Write and Burst Write. A single write begins with the bus master issuing a START condition followed by the seven slave ID address bits and a zero (WR, Figure 2), which is followed by an acknowledge bit (A) from the slave corresponding to the slave ID. Next, the master sends out an 8-bit register address, which is also followed by an acknowledge bit from the slave. After the acknowledge bit, 8-bit data is written to the register, and the slave issues a third acknowledgement. A STOP condition is issued by the bus master to complete the single write process.

In a burst write, the process is similar to a single write except that the master does not issue a STOP condition immediately after the first byte has been written. After the first write is completed, the slave issues an acknowledge bit, the register address increments by one, and the data to be written to the next register is transmitted by the master. The process continues, with data writes followed by acknowledges. After the register with the highest available address is written, the register pointer rolls over to point to the first register. To terminate a burst write, the bus master issues a STOP condition.

Fan Drive

The MAX6620 uses external pass transistors to power the fans. DACOUT1-DACOUT4 adjust the powersupply voltage for each fan by driving the base of a PNP bipolar transistor, or the gate of a p-MOSFET. The resulting fan-supply voltage is fed back to DACFB_. This closes the voltage feedback loop. The system power supply for the output devices is V_{FAN}. V_{FAN} is




Figure 5. MAX6620 Slave Address Byte

www.datasheet4u.com **MAX6620** |-----| ____ ۵. BIT 0 ACK BIT. BIT 0 ACK BIT AM ۵. AM BIT 0 ACK BIT ACK BIT AM AS ACK BIT AS 8-BIT DATA BIT 0 .BIT 0 FIRST 8-BIT DATA LAST 8-BIT DATA BIT 7.. LAST 8-BIT DATA 8-BIT DATA BIT 7.. BIT 7. BIT 7.. ACK BIT AS BIT 7.. BIT 0 AS ----BIT 0 ACK BIT ACK BIT AS 7-BIT SLAVE ID AS 7-BIT SLAVE ID BIT 7.. BIT 8-BIT REGISTER ADDRESS FIRST 8-BIT DATA S S BIT 7. ACK BIT BIT 7. AS ACK BIT AS BIT 0 ACK BIT BIT 0 AS 8-BIT REGISTER ADDRESS 8-BIT REGISTER ADDRESS .BIT 0 8-BIT REGISTER ADDRESS ACK BIT AS BIT 0 0 BIT 7.. BIT 7.. BIT 7.. ACK BIT AS ACK BIT 7-BIT SLAVE ID AS ACK BIT BIT 0 0 BIT 0 AS S: 2-WIRE BUS START CONDITION BY MASTER P: 2-WIRE BUS STOP CONDITION BY MASTER P: 2-WIRE BUS STOP CONDITION BY MASTER ARA ACKNOWLEDGE BY MASTER ANA ACKNOWLEDGE BY MASTER ANA: NO ACKNOWLEDGE BY MASTER 0 BIT 7.. BIT 0 0 7-BIT SLAVE ID 7-BIT SLAVE ID - s 7-BIT SLAVE ID SINGLE WRITE BURST READ SINGLE READ BURST WRITE BIT 7.. BIT 7.. .]____ BIT 7... _____ S S _|_ ŗ S

Quad Linear Fan-Speed Controller

Figure 6. Read and Write Summary



www.DataSheet4U.com

nominally 12V or 5V. The drive to the fans is proportional to VFAN. See the *Fan_Target Drive Voltage Registers* and the *Applications Information* sections for more details.

Fan-Speed Control

DAC (Voltage) Mode. In DAC mode, the MAX6620 simply sets the voltage that powers the fan. The fan's speed is related, but not precisely proportional to, the drive voltage. The drive voltage is set by the Fan_Target Drive Voltage registers and may be read from the Fan_ Drive Voltage registers. Because the output voltage can ramp to new values at a controlled rate, the values in the two registers may be different. See the *Register Descriptions* and *Applications Information* sections for details.

RPM Mode. In RPM mode, the MAX6620 monitors tachometer output pulses from the fan and adjusts the fan drive voltage to force the fan's speed to the desired value. Fan speed is measured by counting the number of internal 8192Hz clock cycles that take place during a selectable number of tachometer periods. The number of clock cycles counted (11-bit value) is stored in the Fan_ TACH Count registers, and the desired number of cycles is stored in the Fan_ Target TACH Count registers. See the *Register Descriptions* and *Applications Information* sections for details.

Rate-of-Change Control. Sudden changes in fan speed can be easily heard by users. The MAX6620 helps reduce the audibility of fan-speed changes by controlling the rate at which the drive to the fan is incremented. Four bits in the Fan_ Dynamics registers set the rate at which the fan drive voltage is incremented. This allows the time required for a change in fan speed to be varied from 0 (in DAC mode only) to several minutes. See the *Register Descriptions* and *Applications Information* sections for details.

Monitoring Tachometer Signals. The TACH_ inputs accept tachometer or "locked-rotor" output signals from 3- or 4-wire fans. When measuring fan speed, the MAX6620 counts the number of internal 8192Hz clock cycles that occur during 1, 2, 4, 8, 16, or 32 tachometer periods. The number of tachometer periods is selectable for each fan by using the appropriate Fan_ Dynamics register. Tachometer pulses <25µs in duration are ignored to minimize the effect of noise on the tachometer lines.

The TACH count for a given RPM can be obtained from the following equation:

TACH count =
$$\frac{60}{NP \times RPM} \times SR \times 8192 = \frac{491520 \times SR}{NP \times RPM}$$

where:

NP = number of tachometer pulses per revolution. Most general-purpose brushless DC fans produce two tachometer pulses per revolution.

SR = 1, 2, 4, 8, 16, or 32. See the Fan_ Speed Range information in the *Fan_ Dynamics Registers (06h, 07h, 08h, 09h)*—*POR = 0100 1100* section.

The tachometer count consists of 11 bits in the Fan_ TACH Count registers and is available in RPM and DAC modes. In RPM mode, the desired fan count is written to the Fan_ Target TACH Count registers.

Fan Failure Detection

When enabled, the MAX6620 monitors the TACH inputs to determine when a fan has failed. For fans with tachometer outputs, failure is detected in various ways depending on the fan control mode. In every case, four consecutive fault detections are required to decide whether the fan has failed. In DAC mode, the Fan_ Target TACH Count registers hold the upper limit for tachometer count values; a fault condition is identified when a TACH count exceeds the value written to the Fan_ Target TACH Count registers for more than 1s. In RPM mode, a fault condition is identified when any of the following three conditions occur for more than 1s: 1) the TACH count exceeds the value of the Fan_ Target TACH Count registers while the fan drive voltage is at full-scale, 2) the TACH count exceeds two times the Fan_ Target TACH Count value, or 3) the TACH count reaches its full count of 7FF.

Some fans have locked rotor outputs that produce a logic-level output to indicate that the fan has stopped spinning. These signals can be monitored by setting D2:D1 in the Fan_ Configuration registers. D2 selects locked rotor or tachometer monitoring and D1 selects the polarity of the locked rotor signal. A fan fault has occurred when a locked rotor signal has been present for 1s.

Fan failure is indicated in the Fan Fault register and also with the open-drain FAN_FAIL output. The FAN_FAIL output may be masked using the mask bits in the Fan Fault register. When a fan failure is detected, drive to the affected fan is removed. Drive may be restored by writing a new DAC or fan count target to the fan's control registers. The global configuration regis-



ter's bit D4 can be used to cause a fan failure to force

Watchdog

The MAX6620 includes an optional I²C watchdog function that monitors the I²C bus for transactions. When the watchdog function is enabled, all fans will be forced to full speed if no I²C transactions occur within a selected period (2s, 6s, or 10s).

Spin-Up

When a fan is not spinning, and a voltage less than the nominal fan-supply voltage is applied to its powersupply terminals, it may fail to start spinning. To overcome this, the full nominal supply voltage may be applied to the fan terminals for a short time before a lower voltage is applied. This "spin-up" period allows the fan to overcome inertia and begin operating. Spinup is controlled using the Fan_ Configuration registers. Spin-up can be disabled, or it can cause the fan to be driven with the full supply voltage until it produces two tachometer pulses, up to a maximum of 0.5s, 1s, or 2s when the fan is started.

POR Options

Three inputs allow set up of the MAX6620's behavior at power-up. These inputs are sampled when power is first applied to the MAX6620:

- **WD_START.** Connect WD_START to V_{CC} to enable, or to ground to disable, the watchdog function. When enabled using WD_START, the timeout period is 10s. After power is applied, the watchdog function may be enabled or disabled through the global configuration register.
- **SPINUP_START.** At power-up, spin-up operation is controlled by the SPINUP_START pin, which can be connected to ground (spin-up disabled), V_{CC} (spin-up for a maximum of 1s), or unconnected (spin-up for a maximum of 0.5s).
- **DAC_START.** This input controls the fan drive voltage (for all four fans) at power-up. When connected to ground, the initial fan drive voltage will be 0V. When connected to V_{CC} , the initial fan drive voltage will be full scale. When unconnected, the initial fan drive voltage will be 75% of V_{FAN}.

MAX6620

										Regis	
8	I ² C Watchdog Status (read only): 1 = elapsed	Fan 1 Mask									
5	I ² C Watchdog: 0 = No watchdog 01 = 2s 10 = 6s 11 = 10s	Fan 2 Mask	Locked Rotor Polarity: 0 = Iow 1 = high								
D2	1 ² C Watchdog: 00 = No watchdog 01 = 2s 10 = 6s 11 = 10s	Fan 3 Mask	TACH/ Locked Rotor: 0 = TACH 1 = locked rotor	c	_	ſ	nge: C mode) A mode) A mode) LSB LSB LSB LSB SB SB SB				
B3	OSC: 0 = internal 1 = XTAL	Fan 4 Mask	TACH input enable	Configuration	Same as Fan 1 Configuration	Same as Fan 1 Configuration	DAC Rate-of-Change: 000 = 0s per LSB (DAC mode) 0.0625s per LSB (RPM mode) 001 = 0.015625s per LSB 011 = 0.03125s per LSB 011 = 0.0325s per LSB 101 = 0.25s per LSB 110 = 0.25 per LSB 111 = 1s per LSB	Same as Fan 1 Dynamics	Same as Fan 1 Dynamics	Same as Fan 1 Dynamics	
D4	Fans to 100% on failure: 0 = enabled 1 = disabled	Fan 1 Fault		Same as Fan 1 Configuration	àame as Fan àame as Fan	àame as Fan 1	DAC 000 = 05 0.0625s 0.0625s 001 = 101 101 110 111	Same as Far	Same as Fan	Same as Far	
D5	Bus Timeout (35ms): 0 = enabled 1 = disabled	Fan 2 Fault	Spin-Up: 00 = No spin-up 01 = two TACH counts or 0.5s 10 = two TACH counts or 1s or 1s or 2s	0)	0)	0)	oeriods):				
90	POR: 0 = normal 1 = reset	Fan 3 Fault	Spin-Up: 00 = No spin 01 = two TACH or 0.55 10 = two TACH 11 = two TACH or 12 or 25					Speed Range (TACH periods); 000 = 1 001 = 2 010 = 4 011 = 8 100 = 16 110 = 32 111 = 32 111 = 32			
70	<u>Run:</u> 0 = run 1 = standby	Fan 4 Fault	Mode: 0 = DAC 1 = RPM				Speed R				
FUNCTION	Global Configuration	Fan Fault	Fan 1 Configuration	Fan 2 Configuration	Fan 3 Configuration	Fan 4 Configuration	Fan 1 Dynamics	Fan 2 Dynamics	Fan 3 Dynamics	Fan 4 Dynamics	
POR STATE	XXX0 0000	0000 1111	0000 0XX0	0000 0XX0	0000 0XX0	0000 0XX0	0100 1100	0100 1100	0100 1100	0100 1100	
REGISTER NO./ADDRESS	ЮО	01h	٥Zh	03h	04h	05h	୦୦	07h	08h	460	
RW	RW	RM	WA	R/W	RM	R/W	R N N	RM	RM	RM	

Registers

Register Map



www.datasheet4u.com

Register Map (continued) Full D3 5 В 8 5 D4 D2 Ω 02 Б D5 ВÜ D5 ВЗ В Same as Fan 1 Target Drive Voltage Same as Fan 1 Target Drive Voltage Same as Fan 1 Target Drive Voltage Same as Fan 1 Target TACH Count Same as Fan 1 Target TACH Count Same as Fan 1 Target TACH Count Same as Fan 1 TACH Count Same as Fan 1 Drive Voltage Same as Fan 1 Drive Voltage Same as Fan 1 TACH Count Same as Fan 1 Drive Voltage Same as Fan 1 TACH Count DG 5 D6 ä D 4 D5 D7 D5 2 07 88 D6 88 DG 50 ő D3 5 50 01 D10 D10 6 22 88 D^2 88 Fan 4 Target Drive Voltage Fan 1 Target Drive Voltage Fan 3 Target Drive Voltage Fan 2 Target TACH Count Fan 2 Target Drive Voltage Fan 1 TACH Count Fan 2 TACH Count Fan 3 Target TACH Count Fan 4 Target TACH Count Fan 1 Drive Voltage Fan 4 Drive Voltage Fan 3 TACH Fan 4 TACH Fan 2 Drive Voltage Fan 3 Drive Voltage Fan 1 Target TACH Count FUNCTION Count Count X = Depends on input states at power-up. XXXX XXXX XXXX XXXX XXXX XXXX 0011 1100 0011 1100 XXXX XXXX X000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 X000 0000 X000 0000 1111 1111 1111 1111 1111 1111 1111 1111 1110 0000 0000 0000 0000 0000 0000 0000 0011 1100 0000 0000 0011 1100 0000 0000 X000 000X 1110 0000 1110 0000 1110 0000 0000 0000 0000 0000 POR STATE REGISTER NO./ADDRESS 12h 1Ah 1Bh 1 Ch ę 11h 13h 14h 17h 18h Чgh ЧŪ 1Eh 20h 21h 22h 23h 25h 26h 27h 28h 29h 2Ah 2Ch 2Eh 2Fh 15h 님 2Bh 2Dh МN М М М М Š М М Š ſ ſ £ ſ £ ſ ſĽ £

MAX6620

.datasheet4u.co

_____Register Descriptions

		Global Configuration Register (00h)—POR = 0000 0XXX
BIT	R/W	FUNCTION
7	R/W	Run: 0 = run 1 = standby
6	R/W	POR: 0 = normal operation 1 = reset all registers to POR values This bit automatically resets itself and will always return a 0 when read.
5	R/W	I ² C Bus Timeout: 0 = enabled 1 = disabled The I ² C interface will reset if SDA is low for more than 35ms.
4	R/W	 Fans to 100% on failure: 0 = if a fan failure is detected, all other fan channels immediately go to full-scale drive voltage to ensure adequate cooling 1 = disabled
3	R/W	Oscillator Selection: Selects on-chip oscillator or 32.768kHz crystal/ceramic resonator. Use crystal if 1% RPM accuracy is required. 0 = internal oscillator (default at power-on) 1 = external 32.768kHz crystal When switching from the internal oscillator to an external crystal, the MAX6620 operates from the internal oscillator until the crystal oscillator has started up. If the crystal is damaged or the oscillator fails to start, the MAX6620 will continue to operate from the internal oscillator.

www.datasheet4u.com

BIT	R/W	FUNCTION								
2		transactions will go to full- If the watchd previous DA	g: , the watchdog monitors SDA and S0 between the master and the MAX66 -scale drive voltage. og times out and valid I ² C transacti C value. The master can then progra the normal manner.	20 within the watchdog ons begin to occur agair	period, all fan output voltages n, operation will resume with the					
	R/W	periodically,	tchdog function is active, ensure th for example reading a status regist te is set by the state of the WD_STA	er.	ates to the MAX6620					
		D2:D1	I ² C WATCHDOG PERIOD (s)	POR CONDITION	_					
1		00	Inactive (no watchdog)	WD_START = GND						
		01	2	_						
		10	6	_						
		11	10	WD_START = V _{CC}						
		I ² C Watchdo	g Status: Insactions occurred within watchdo	a pariad						

BIT	R/W	FUNCTION						
		 Fan 4 Fault Status: Indicates which fans have had faults detected. When a fan fault is detected, the drive to the fan is disabled ar the corresponding fault bit is set. The fault bits latch until they are cleared by reading, thus allowing short-term faults to be identified. After a fault status bit is cleared by reading, the corresponding output voltage will remain zero until a Fan_Target Drive Voltage register or Fan_Target TACH Register is written. Writing new target drive voltage or target TACH count will cause drive to be applied to the fan again, at which time a new failure-detection cycle will begin. Fault Conditions Are: 						
		MODE	FAN_ DRIVE VOLTAGE REGISTER	CONDITION	TIME (s)			
7	R	DAC	Any	TACH count exceeds value of Fan_ Target TACH count	>1			
				Locked rotor asserts				
			1FF (full)	TACH count exceeds value of Fan_ Target TACH Count				
		RPM	<1FF	TACH count exceeds two times of Fan_Target TACH Count value	>1			
				TACH count reaches it full count of 7FF				
6	R	FAN_FAIL will I	be asserted when four conse atus	ecutive faults are detected.				
5	R	Fan 2 Fault St	atus					
4	R	Fan 1 Fault St	atus					
3	R/W	Fan 4 Fault Mask: Masks faults on selected fans from asserting the FAN_FAIL output. Faults will still be indicated						
2	R/W	Fan 3 Fault Ma	ask					
1	R/W	Fan 2 Fault Ma	nsk					
1	1 1/ V V	i an E i aant in						

MAX6620

BIT	R/W	FUNCTION					
7	R/W	 RPM/DAC: 0 = DAC mode. The fan drive voltage is set by the value in the Fan_ Target Drive Voltage register. 1 = RPM mode. The fan drive voltage is adjusted to produce the TACH count value in the Fan_ Targe TACH Count register. When changing from DAC to RPM mode, if the current RPM value is different from the value selected in the Fan_ Target TACH Count register, the drive voltage will start from the current value and increment/ decrement toward the desired value at the selected DAC rate-of-change. Spin-Up: When the fan drive voltage increases from 0V to a value less than the full-scale drive voltage, it may the necessary to drive the fan with the full-scale drive voltage for a brief period to ensure that the fan is spinning before reducing the drive to the selected value. When spin-up is selected, the fan is driven at the full-scale drive voltage until two tachometer pulses have been detected or locked rotor has been cleared. A maximum spin-up time is also selectable to ensure that the spin-up time is not excessive. After two tachometer pulses have been detected, or loc rotor has been cleared or the spin-up has timed out, the drive voltage goes to the value in the Fan_ Target Drive Voltage register. 					
6	R/W						
		D6:D5	e is set by the state of the SPINUP_START pin	POR CONDITION			
		00	No spin-up	SPIN_START pin = ground			
5	R/W	01	Spin-up until two tachometer pulses or clearing of locked rotor, or 0.5s (max)	SPIN_START pin = open			
5		10	Spin-up until two tachometer pulses or clearing of locked rotor, or 1s (max)	SPIN_START pin = V_{CC}			
			Spin-up until two tachometer pulses or				
		11	clearing of locked rotor, or 2s (max)				
4		11 Reserved					
4	R/W	Reserved TACH Input E Enables TACH	clearing of locked rotor, or 2s (max) nable: I input function and fan fault detection (autor d. When disabled and TACH input is not use				
	R/W R/W	Reserved TACH Input E Enables TACH 0 = disable 1 = enable TACH/Locked Selects TACH	clearing of locked rotor, or 2s (max) nable: I input function and fan fault detection (autor d. When disabled and TACH input is not use d Rotor: input function as TACH count or locked roto of the TACH input indicates that the fan has count	r. In locked rotor mode, the TACH cour			
3		Reserved TACH Input E Enables TACH 0 = disable 1 = enable TACH/Locked Selects TACH and assertion 0 = TACH (c) 1 = locked Locked Rotor 0 = low loc	clearing of locked rotor, or 2s (max) nable: I input function and fan fault detection (autor d. When disabled and TACH input is not use d Rotor: input function as TACH count or locked roto of the TACH input indicates that the fan has count rotor	ed, bit 1 and bit 2 are ignored. r. In locked rotor mode, the TACH cour stopped. de indicates fan is stopped.			



MAX6620

BIT	R/W				FUN	CTION			
7	R/W	The MAX6 bit counter shown in t 8192Hz cl 2000RPM tachometer a fan spee speed TA periods. T this fan; a	ed Range: 620 determines fa r) during one or mo he table below. As ock cycles that oc and two tachomet er periods will be 6 ed of 1/3 the nomin CH count will be 98 his is greater than setting of 001 (two below shows the fu	ore fan tacho an example cur during fo er pulses pe Oms. With ar nal value, the 33. At 1/3 the the maximur o clock cycle	preter period a, a setting of pur complete r revolution, a 8192Hz clo count will be a nominal spo m 11-bit cour s) is recomm	ds. Three bits 010 causes tachometer p one tachome ck, the TACH e 1474. If the eed, there wi ht of 2047, sc hended instea	set the nom the MAX662 periods. If the ter period wi I count will the fan's nomina Il be 2948 clo four tachom ad.	hinal RPM ran 0 to count the e fan has a n ill be nominal herefore be e al speed is 10 ock cycles in heter periods	ge for the fa e number of ominal speed ly 15ms, and qual to 491. 000RPM, the four tachom is too many
6	R/W	and D7:D9 to obtain t minimum tachomete	5 settings. The sha he highest tachom speed of interest. F er count will be thre ter Counts/(Coun NUMBER OF	ded combin eter count w For example, see times the	ations will pro- ithout excee if the minimi value shown	ovide the bes ding the max um speed of in the table k ock Used):	st results. Wh imum count interest is 1/3	nen setting D of 2047 wher	7:D5, the goa n the fan is at
		D7:D5	TACH PERIODS COUNTED	500	1000	2000	4000	8000	16000
		000	1	491 (60ms)	245 (30ms)	122 (15ms)	61 (7.5ms)	30 (3.75ms)	15 (1.875ms)
		001	2	983 (120ms)	491 (60ms)	245 (30ms)	122 (15ms)	61 (7.5ms)	30 (3.75ms)
		010	4	1966 (240ms)	983 (120ms)	491 (60ms)	245 (30ms)	122 (15ms)	61 (7.5ms
5	R/W	011	8	2047 (480ms)	1966 (240ms)	983 (120ms)	491 (60ms)	245 (30ms)	122 (15ms)
5		100	18	2047 (960ms)	2047 (480ms)	1966 (240ms)	983 (120ms	491 (60ms)	245 (30ms
		101,					1966	983	

BIT	R/W	FUNCTION						
		Fan_DAC Rate-of-Change: The fan drive voltage (at the DACFB_ inputs) varies from 0 to full scale in 512 increments. The rate-of- change bits determine the time interval between output voltage increments/decrements. In RPM mode, a setting of 0 would result in an unstable feedback loop, so a default value of 0.0625 is in effect when 0 is selected.						
4	R/W	 R/W Regardless of the settings, there are a few cases for which the rate-of-change is always 0: When a target TACH count of 2047 (7FF) is selected, the fan drive voltage immediately goes to full-scale target count is assumed to mean that the intent is to shut down the fan, and going dir drive avoids the possibility of loss of control-loop feedback at high TACH counts. If a slow- specific decrease toward 0 is desired, a target TACH count at the slowest practical value for the fan shi chosen. Once that count has been reached, selecting a count of 2047 (7FF) will then take the other states to a state the slowest practical value for the fan shi chosen. 						
		nmediately goes to 0V. Again, rease toward 0 is desired, a tar n should be chosen. Once that						
3	R/W	 When the current of take the voltage to When the current of (7FF) will immedia 	drive level is 0 in DAC mo that value. The fan will s drive level is 0 in RPM mo tely take the drive voltag e voltage will increment	ode, selecting a new targe pin-up first if spin-up is en ode, selecting a new targe e to the value in the Fan_	e the drive immediately to 0V. et fan drive voltage will immedia nabled. et TACH count that is less than Target Drive Voltage register. I desired TACH count. The fan v			
3	R/W	 When the current of take the voltage to When the current of (7FF) will immedia this value, the driv 	drive level is 0 in DAC mo that value. The fan will s drive level is 0 in RPM mo tely take the drive voltag re voltage will increment i-up is enabled. TIME BETWEEN	ode, selecting a new targe pin-up first if spin-up is en ode, selecting a new targe e to the value in the Fan_	et fan drive voltage will immedia nabled. et TACH count that is less than Target Drive Voltage register. I			
3	R/W	 When the current of take the voltage to When the current of (7FF) will immedia this value, the driv spin-up first if spin 	drive level is 0 in DAC mo that value. The fan will s drive level is 0 in RPM mo tely take the drive voltag re voltage will increment i-up is enabled. TIME BETWEEN	bde, selecting a new targe pin-up first if spin-up is er ode, selecting a new targe e to the value in the Fan_ as needed to achieve the DUTPUT VOLTAGE	et fan drive voltage will immedia nabled. et TACH count that is less than Target Drive Voltage register. I desired TACH count. The fan v			
3	R/W	 When the current of take the voltage to When the current of (7FF) will immedia this value, the driv spin-up first if spin 	drive level is 0 in DAC mo o that value. The fan will s drive level is 0 in RPM mo tely take the drive voltag re voltage will increment a-up is enabled. TIME BETWEEN (INCREN	bde, selecting a new targe spin-up first if spin-up is en ode, selecting a new targe e to the value in the Fan_ as needed to achieve the DUTPUT VOLTAGE IENTS (s)	et fan drive voltage will immedia nabled. et TACH count that is less than Target Drive Voltage register. I desired TACH count. The fan v TIME FROM 33% TO 100%			
3	R/W	When the current of take the voltage to take the voltage to When the current of (7FF) will immedia this value, the driv spin-up first if spin-up first if spin	drive level is 0 in DAC mo o that value. The fan will s drive level is 0 in RPM mo tely take the drive voltag re voltage will increment i-up is enabled. TIME BETWEEN (INCREM DAC MODE 0	bde, selecting a new targe spin-up first if spin-up is en ode, selecting a new targe e to the value in the Fan_ as needed to achieve the DUTPUT VOLTAGE IENTS (s) RPM MODE	et fan drive voltage will immedia nabled. et TACH count that is less than Target Drive Voltage register. I desired TACH count. The fan v TIME FROM 33% TO 100% (s)			
3	R/W	When the current of take the voltage to take the voltage to When the current of (7FF) will immedia this value, the driv spin-up first if spin-up first if spin-up for the drive spin-up for the d	drive level is 0 in DAC mo o that value. The fan will s drive level is 0 in RPM mo tely take the drive voltag e voltage will increment i i-up is enabled. TIME BETWEEN (INCREM DAC MODE 0 0.01	bde, selecting a new targe pin-up first if spin-up is er pde, selecting a new targe e to the value in the Fan_ as needed to achieve the DUTPUT VOLTAGE IENTS (s) RPM MODE 0.0625	et fan drive voltage will immedia nabled. et TACH count that is less than Target Drive Voltage register. I desired TACH count. The fan v TIME FROM 33% TO 100% (s) 0			
		When the current of take the voltage to take the voltage to When the current of (7FF) will immedia this value, the driv spin-up first if spin-up first if spin	drive level is 0 in DAC mo o that value. The fan will s drive level is 0 in RPM mo tely take the drive voltag re voltage will increment o-up is enabled. TIME BETWEEN (INCREM DAC MODE 0 0.01 0.01	bde, selecting a new targe pin-up first if spin-up is er bde, selecting a new targe e to the value in the Fan_ as needed to achieve the DUTPUT VOLTAGE IENTS (s) RPM MODE 0.0625 5625	et fan drive voltage will immedia nabled. et TACH count that is less than Target Drive Voltage register. I desired TACH count. The fan v TIME FROM 33% TO 100% (s) 0 10			
2	R/W	When the current of take the voltage to take the voltage to When the current of (7FF) will immedia this value, the driv spin-up first if spin-up first if spin D4:D2 000 001 010	drive level is 0 in DAC mo o that value. The fan will s drive level is 0 in RPM mo tely take the drive voltag re voltage will increment in-up is enabled. TIME BETWEEN (INCREM) DAC MODE 0 0.01 0.01 0.025	bde, selecting a new targe spin-up first if spin-up is er ode, selecting a new targe e to the value in the Fan_ as needed to achieve the DUTPUT VOLTAGE IENTS (s) RPM MODE 0.0625 5625 3125	et fan drive voltage will immedia nabled. et TACH count that is less than Target Drive Voltage register. I desired TACH count. The fan v TIME FROM 33% TO 100% (s) 0 10 20			
		When the current of take the voltage to take the voltage to When the current of (7FF) will immedia this value, the driv spin-up first if spin-up first if spin-up for the driv spin-up for the driv spin-up for the drive spin-up for the dri	drive level is 0 in DAC mo o that value. The fan will s drive level is 0 in RPM mo tely take the drive voltag re voltage will increment i-up is enabled. TIME BETWEEN (INCREM DAC MODE 0 0.01 0.01 0.0625 0.	ode, selecting a new targe pin-up first if spin-up is er ode, selecting a new targe e to the value in the Fan_ as needed to achieve the DUTPUT VOLTAGE IENTS (s) RPM MODE 0.0625 5625 3125 (default)	et fan drive voltage will immedia nabled. et TACH count that is less than Target Drive Voltage register. I desired TACH count. The fan v TIME FROM 33% TO 100% (s) 0 10 20 40			
		When the current of take the voltage to When the current of (7FF) will immedia this value, the driv spin-up first if spin D4:D2 000 001 010 011 100	drive level is 0 in DAC mo o that value. The fan will s drive level is 0 in RPM mo tely take the drive voltag re voltage will increment n-up is enabled. TIME BETWEEN (INCREM DAC MODE 0 0.01 0.01 0.01 0.025 0.01	bde, selecting a new targe pin-up first if spin-up is er pde, selecting a new targe e to the value in the Fan_ as needed to achieve the DUTPUT VOLTAGE IENTS (s) RPM MODE 0.0625 5625 3125 (default) 125	et fan drive voltage will immedia nabled. et TACH count that is less than Target Drive Voltage register. I desired TACH count. The fan v TIME FROM 33% TO 100% (s) 0 10 20 40 80			
		When the current of take the voltage to take the voltage to When the current of (7FF) will immedia this value, the driv spin-up first if spin-up first if spin D4:D2 000 001 010 011 100 101	drive level is 0 in DAC mo o that value. The fan will s drive level is 0 in RPM mo tely take the drive voltag re voltage will increment in-up is enabled. TIME BETWEEN (INCREM) DAC MODE 0 0 0.01 0.025 0.00 0.00 0.00 0.00 0.00 0.00 0.0	bde, selecting a new targe spin-up first if spin-up is er ode, selecting a new targe e to the value in the Fan_ as needed to achieve the DUTPUT VOLTAGE IENTS (s) RPM MODE 0.0625 5625 3125 (default) 125	et fan drive voltage will immedia nabled. et TACH count that is less than Target Drive Voltage register. I desired TACH count. The fan v TIME FROM 33% TO 100% (s) 0 10 20 40 80 160			
		When the current of take the voltage to take the voltage to When the current of (7FF) will immedia this value, the driv spin-up first if spin-up first if spin D4:D2 D00 001 010 011 100 101 110	drive level is 0 in DAC mo o that value. The fan will s drive level is 0 in RPM mo tely take the drive voltag re voltage will increment in-up is enabled. TIME BETWEEN (INCREM) DAC MODE 0 0 0.01 0.025 0.00 0.00 0.00 0.00 0.00 0.00 0.0	bde, selecting a new targe spin-up first if spin-up is er bde, selecting a new targe e to the value in the Fan_ as needed to achieve the DUTPUT VOLTAGE IENTS (s) RPM MODE 0.0625 5625 3125 (default) 125 .25 0.5	t fan drive voltage will immedia nabled. TACH count that is less than Target Drive Voltage register. If desired TACH count. The fan v TIME FROM 33% TO 100% (s) 0 10 20 40 80 160 320			

Fan_ Dynamics Registers (06h, 07h, 08h, 09h)—POR = 0100 1100 (continued)

www.datasheet4u.com

MAX6620

w.da	atasheet4u	I.com	Fan_ TACH Count Registers (10h, 12h, 14h, 16h)—POR = 1111 1111
62	BIT	R/W	FUNCTION
0	7		
Q	6		
×	5]	Fan_ TACH Count D10:D3:
4	4		Indicates the number of 8192Hz clock pulses counted during the counting period. The Fan_ TACH Count
S	3	R	consists of 11 bits contained in two bytes.
	2		To minimize noise from spurious tachometer transitions, pulses less than 25µs are ignored.
	1	1	
	0		

Fan_ TACH Count Registers (11h, 13h, 15h, 17h)—POR = 1110 0000

BIT	R/W	FUNCTION
7		
6	R	Fan_ TACH Count D7:D5
5		

Fan_ Drive Voltage Registers (18h, 1Ah, 1Ch, 1Eh)—POR = 0000 0000

BIT	R/W	FUNCTION
7		
6		
5		Fan_ Drive Voltage D8:D1:
4		This is a 9-bit value that ranges from 0 to 511.
3	R	This register shows the actual fan drive voltage. When the value in this register is 480V, the nominal fan drive
2		voltage of V _{FAN} is supplied to the fan, as shown in the table in the <i>Fan_ Target Drive Voltage Registers</i> section.
1		
0		

Fan_ Drive Voltage Registers (19h, 1Bh, 1Dh, 1Fh)—POR = 0000 0000

BIT	R/W	FUNCTION
7	R	Fan_ Drive Voltage D0
0	R	Full-Scale Status: 0 = DAC is driving with value of D8:D0 that is not at full scale 1 = DAC is driving with full scale voltage

Fan_ Target TACH Count Registers (20h, 22h, 24h, 26h)—POR = 0011 1100

www.datasheet4u.com Fan_ Target TACH Count Ke The Fan_ Target TACH Count consists of 11 bits contained in two bytes. The two bytes must be written in order in one or two I²C transactions, with no other I²C

writes in between. These target registers are updated internally at the same time when a second byte (LSB) is written.

BIT	R/W	FUNCTION
7		Fan_ Target TACH Count D10:D3: In RPM mode, write the desired tachometer count to this register. The MAX6620 will then adjust the fan drive
6		voltage to achieve this tachometer count.
5		In DAC mode, this register has no effect.
4		When changing from DAC mode to RPM mode, best results are obtained by loading this register with the desired TACH count before changing to RPM mode. The target TACH count for a given RPM will be obtained
3	- R/W	by the following equation:
2		TargetTACH = $\frac{60}{NP \times BPM} \times SR \times 8192$
1		where: NP = number of TACH pulses per revolution
0		SR = 1, 2, 4, 8, 16, or 32 (see the fan_ speed range information in the <i>Fan_ Dynamics Registers (06h, 07h, 08h, 09h)</i> — <i>POR = 0100 1100</i> section)

Fan_ Target TACH Count Registers (21h, 23h, 25h, 27h)—POR = 0000 0000

BIT	R/W	FUNCTION
7		
6	R	Fan_ Target TACH Count D2:D0
5		

Fan_ Target Drive Voltage Registers (28h, 2Ah, 2Ch, 2Eh)—POR = XXXX XXXX

The Fan_ Target Drive Voltage consists of 9 bits contained in two bytes. The two bytes must be written in order in one or two I²C transactions with no other I²C writes in between. These target registers are updated internally at the same time when a second byte (LSB) is written.

BIT	R/W	FUNCTION					
7			e that ranges from (oltage to these two	registers. The MA	X6620 will 1	wo bytes. In DAC mode, write the then ramp the fan drive voltage to	
6		spin-up or after cha For example, if the	nging the Fan_ Tai fan is currently sto	rget TACH Count fr	om 2047 (7 disabled, a	ye applied to the fan immediately after 'FF) to a value lower than 2047 (7FF). and a new Fan_ Target TACH Count the fan valtage can be programmed	
5		to immediately go t selected from 2047	o 60% of the full-so (7FF), and then clo	cale drive voltage ose the RPM contr	when the ne ol loop star	the fan voltage can be programmed ew Fan_ Target TACH Count is ting from that voltage. bltage at DACFB_) as follows:	
4		D8:		FAN_ DRIVE			
4		DECIMAL	HEX	5V RANGE	12V RA	NGE	
	R/W	0	000h	0.000	0.00	0	
3	11/00	200	0C8h	1.764	4.48	6	
5		300	12Ch	2.646	6.72	29	
	1	400	190h	3.527	8.97	2	
2		480	1E0h	4.232	10.76	66	
2		511	1FFh	4.506	11.46	62	
1		The value of the Fa below:	n_ Target Drive Vo	ltage at POR depe	nds on state	e of the DAC_START pin, as shown	
		D8:D0			от		
		DECIMAL	HEX	DAC_STA	RI		
0		0	000h	GND			
U		384	180h	Open			
		511	1FF	VCC			

Fan_	Target Dri	ve Voltage	Registers	(29h,	2Bh, 2Dh	, 2Fh)—POR	= X000 0000
------	-------------------	------------	-----------	-------	----------	------------	--------------------

Bit	R/W	FUNCTION					
7	R	Fan_ Target Drive Voltage D0					

MAX6620

Applications Information

External Pass Transistors

Match external pass transistors to the fans being used. Ensure that the pass transistor is capable of handling the maximum fan current. For best results, the pass transistor's maximum current rating should be at least 50% greater than the fan's nominal supply current.

www.datasheet4u.com

The transistor should also be capable of dissipating the worst-case power, which usually occurs when the fan is being driven to approximately 50% of the nominal supply voltage. The maximum power dissipation will depend on the thermal resistance of the transistor, its case, and the printed-circuit board (PCB) to which it is soldered. For example, if the worst-case transistor power dissipation occurs when the fan current is 100mA, and the voltage across the fan is 6.5V, the maximum power dissipation will be 650mW. A BCP69T1-D in a SOT223-4 package is rated at 1.5W at 25°C (about 1W at 70°C) when soldered to a 0.93in² (6cm²) copper PCB pad, and can easily handle this power dissipation. Larger copper pads, packages with lower thermal resistance, or different transistors can give significantly different results.

The MAX6620 uses an advanced output driver design that eliminates the large external capacitors often connected across the fan's power-supply terminals. For stability with a variety of fans, connect a 0.1μ F capacitor from DACFB_ to ground.

Using a Low-Dropout Voltage Regulator (LDO) as the Pass Device

Voltage regulators can be used instead of discrete transistors to drive the fans (Figure 7). The voltage feedback loop is closed around the regulator to provide the desired output voltage. When using a voltage regulator, note the following:

- Most regulators require relatively large capacitors at their inputs and outputs for stability.
- Most regulators have a lower output voltage limit that is >0V. If removing the drive from the fan is necessary when using a regulator, choose a regulator that has an on/off control input and drive that input from the system microcontroller.

Fan-Speed Control (DAC and RPM Modes)

The MAX6620 has two main modes for controlling fan speeds. In DAC mode, the MAX6620 produces an output voltage that drives the fan. This voltage is proportional to the main fan power-supply voltage (VFAN). Write the 9-bit desired voltage value in the Fan_ Target Drive Voltage register.

In RPM mode, the MAX6620 monitors the tachometer signals from the fans through the TACH_ inputs and adjusts the drive voltage to yield the desire tachometer count. The tachometer count is the number of internal 8192 clock cycles that are counted during the selected number of tachometer pulses.

Controlling 2-Wire Fans (DAC Mode)

In DAC mode, the MAX6620 sets the fan's supply voltage to the value selected in the Fan_ Target Drive Voltage register. Tachometer monitoring is never done when controlling a 2-wire fan, so the TACH input enable bit in the Fan_ Configuration register should be set to 0. Enabling the TACH input when using a 2-wire fan will result in an erroneous fan failure detection.

Initial Settings:

• Begin with the POR settings. The POR value of the fan_ DAC rate-of-change bits (4:2 of the Fan_ Dynamics Register) can yield slower fan speed changes than desired. If this is the case, choose a faster value, such as 001.

Starting the Fan:

• Write the desired drive voltage value to the Fan_ Target Drive Voltage register.

Changing Speeds:

• Write the new desired drive voltage value to the Fan_ Target Drive Voltage register.

Stopping the Fan:

• Write a voltage value of 0 to the Fan_ Target Drive Voltage register.

Controlling 3-Wire Fans (DAC Mode)

In DAC mode, the MAX6620 sets the fan's supply voltage to the value selected in the Fan_ Target Drive Voltage register. 3-wire fans with tachometer outputs allow monitoring of the fan's speed to detect fan failure. To monitor a fan's speed, the TACH input should be enabled.




Figure 7. Using Low Dropout Voltage Regulators Instead of Discrete Transistors as the Pass Devices

Initial Settings: www.datasheet4u.com

- Begin with the POR settings. The POR value of the fan_ DAC rate-of-change bits (4:2 of the Fan_ Dynamics register) can yield slower fan speed changes than desired. If this is the case, choose a faster value, such as 001.
- Write the desired number of tachometer periods to be counted in the speed range bits (7:5 of the Fan_ Dynamics register).
- Write the maximum allowable tachometer count to the Fan_ Target TACH Count registers. Tachometer counts greater than this value will result in a fan fault detection. Choose a value that will not be encountered during normal operation, accounting for normal fan speed tolerances.

Note: Setting a full-scale target count (2047) will result in the fan drive going to 0V.

• Set the TACH input enable bit in the Fan_ Configuration register to 1.

Note: This bit can be set after the fan has been started, if desired. If the bit is set before writing a target fan drive voltage, the target drive voltage should be set immediately after enabling the TACH input to avoid failure detection before the fan has started spinning.

Starting the Fan:

• Write the desired drive voltage value to the Fan_ Target Drive Voltage register.

Changing Speeds:

• Write the new desired drive voltage value to the Fan_ Target Drive Voltage register.

Stopping the Fan:

- Write a 0 to the TACH input enable bit in the Fan_ Configuration register. This prevents the MAX6620 from deciding that the fan has failed after it has stopped.
- Write a voltage value of OV to the Fan_ Target Drive Voltage register.
- If a gradual decrease in fan speed is desired, write the lowest drive voltage at which the fan will reliably

operate. When the drive voltage reaches that value, write 0V to the Fan_ Target Drive Voltage register.

Controlling 3-Wire Fans (RPM Mode) Begin as in DAC mode and start the fan.

Changing from DAC Mode to RPM Mode:

- Write the desired tachometer count to the Fan_ TACH Count registers.
- Set bit 7 of the Fan_ Configuration register to 1. This selects RPM mode. The fan will go to the selected speed.


Note: When the DAC rate-of-change is set to one of the faster values, the fan drive voltage can, depending on the fan's characteristics, undergo a slow oscillation. While this rarely has an audible impact, it can be reduced or eliminated by selecting a slower rate-of-change once the fan's speed has reached or approached its target value.

Changing Speeds:

• Write the desired tachometer count to the Fan_ Target TACH Count registers.

Stopping the Fan:

- Write the current drive voltage into the Fan_ Target Drive Voltage register.
- Write a value greater than the current tachometer count into the Fan_ Target TACH Count register.
- Write a 0 to bit 7 of the Fan_ Configuration register. This selects DAC mode.
- Write a 0 to the TACH input enable bit in the Fan_ Configuration register. This prevents the MAX6620 from detecting a high TACH count and determining that the fan has failed.
- Write a voltage value of OV to the Fan_ Target Drive Voltage register.
- If a gradual decrease in fan speed is desired, write the lowest drive voltage at which the fan will reliably operate. When the drive voltage reaches that value, write 0 to the Fan_ Target Drive Voltage register.



_Chip Information


PROCESS: CMOS

M/IXI/M

www.datasheet4u.com

Package Information

(The package drawing(s) in this data sheet may not reflect the most current specifications. For the latest package outline information go to **www.maxim-ic.com/packages**.)



Package Information (continued)

(The package drawing(s) in this data sheet may not reflect the most current specifications. For the latest package outline information go to **www.maxim-ic.com/packages**.)

						1							
		COMI		EXPOSED PAD VARIATIONS									
PKG.	16L 5×5	20L 5×5	29L 5x5	32L 5×5 40L 5×5 MIN. NDM. MAX. MIN. NDM. MAX.			PKG.	D2			E2		
SYMBOL							CODES	MIN.	NOM.	MAX.	MIN.	NDM.	MAX.
	10.1		0.70 0.75 0.80				T1655-2	3.00	3.10	3.20	3.00	3.10	3.20
A1	0 0.02 0.05		· · · · · · · · · · · · · · · · · · ·	·	· · · · · · · · · · · · · · · · · · ·		T1655-3	3.00	3.10	3.20	3.00	3.10	3.20
A2	0.20 REF.	0.20 REF.	0.20 REF.	0.20 REF.	0.20 REF.		T1655N-1	3.00	3.10	3.20	3.00	3.10	3.20
			0.20 0.25 0.30				T2055-3	3.00	3.10	3.20	3.00	3.10	3.20
D			4.90 5.00 5.10				T2055-4	3.00	3.10	3.20	3.00	3.10	3.20
E		· · · · · · · · · · · · · · · · · · ·	4.90 5.00 5.10		$ \cdots $		T2055-5	3.15	3.25	3.35	3.15	3.25	3.35
e	0.80 BSC.	0.65 320.	0.50 BSC.	0.50 BSC.	0.40 BSC.	•	T2055MN-5	3.15	3.25	3.35	3.15	3.25	3.35
K L				0.25	0.25	-	T2855-3	3.15	3.25	3.35	3.15	3.25	3.35
-			0.45 0.55 0.65			-	T2855-4	2.60	2.70	2.80	2.60	2.70	2.80
N ND	16 4	20	28 7	32 8	40 10	1	T2855-5	2.60	2.70	2.80	2.60	2.70	2.80
NE	4	5	7	8	10	-	T2855-6	3.15	3.25	3.35	3.15	3.25	3.35
JEDEC	VHHB	WHHC	WHHD-1	VHHD-2		1	T2855-7	2.60	2.70	2.80	2.60	2.70	2.80
						1	T2855-8	3.15	3.25	3.35	3.15	3,25	3.35
							T2855N-1	3.15	3.25	3.35		3.25	3.35
NOTES:						T3255-3	3.00	3.10	3.20	3.00	3.10	3.20	
1. DIMENSIONING & TOLERANCING CONFORM TO ASME Y14.5M-1994.						T3255-4	3.00	3.10	3.20	3.00	3.10	3.20	
2. ALL DIMENSIONS ARE IN MILLIMETERS, ANGLES ARE IN DEGREES. 3. N IS THE TOTAL NUMBER OF TERMINALS.							T3255M-4	3.00	3.10	3.20	3.00	3.10	3.20
							T3255-5	3.00	3.10	3,20	3.00	3.10	3.20
THE TERMINAL #1 IDENTIFIER AND TERMINAL NUMBERING CONVENTION SHALL CONFORM TO JESD 95-1 SPP-012. DETAILS OF TERMINAL #1 IDENTIFIER ARE							T3255N-1	3.00	3.10	3,20	3.00	3.10	3.20
OPTIONAL, BUT MUST BE LOCATED WITHIN THE ZONE INDICATED. THE TERMINAL #1						-	T4055-1	3.40	3.50	3.60	3.40	3.50	3.60
IDENTIFIER MAY BE EITHER A MOLD OR MARKED FEATURE.							T4055-2	3,40	3.50	3,60	3,40	3.50	3.60
A DIMENSION & APPLIES TO METALLIZED TERMINAL AND IS MEASURED BETWEEN						N	T4055MN-1	3.40	3.50	3.60	3,40	3.50	3.60
ND 7. DEF 9. DR 9. DR 11. NUM 11. NUM	AND NE REFER POPULATION IS PLANARITY APP WING CONFORM 155-3, T2855- RPAGE SHALL I KRING IS FOR I IBER OF LEADS D CENTERLINE	Possible in "Lies to the I 4s to jedec M 6, t4055-1 an Not exceed 0: Package orien S shown are 1 's to be at t	DER DF TERMING A SYMMETRICAL EXPOSED HEAT ID220, EXCEPT D T4055-2. LO mm. ITATION REFERE FOR REFERENCE	. Fashidn. Sink Slug As Exposed Pad Ence Only. : Only. As defined By	Well as the Dimension for (Basic Dimen		TITLE:			-			
ORAWIN	G NOT TO SC	CALE-						20,28,	,32,41	DL TH		OL NO.	5×5×0.8 REV.

Maxim cannot assume responsibility for use of any circuitry other than circuitry entirely embodied in a Maxim product. No circuit patent licenses are implied. Maxim reserves the right to change the circuitry and specifications without notice at any time.

30

MAX6620

datasł

_____Maxim Integrated Products, 120 San Gabriel Drive, Sunnyvale, CA 94086 408-737-7600

is a registered trademark of Maxim Integrated Products, Inc. WWW.DataSheet4U.com