

# PECI-to-I<sup>2</sup>C Translator

MAX6618

## General Description

The MAX6618 PECI-to-I<sup>2</sup>C translator provides an efficient, low-cost solution for PECI-to-SMBus™/I<sup>2</sup>C protocol conversion. The PECI-compliant host reads temperature data directly from up to four PECI-enabled CPUs.

The I<sup>2</sup>C interface provides an independent serial communication channel to communicate synchronously with peripheral devices in a multiple master or multiple slave system. This interface allows a maximum serial-data rate of 400kbps.

The MAX6618 is designed to operate from a +3.0V to +3.6V supply voltage and ambient temperature range of -20°C to +120°C.

## Features

- ◆ 400kbps I<sup>2</sup>C-Compatible, 2-Wire Serial Interface
- ◆ +3V to +3.6V Supply Voltage
- ◆ PECI-Compliant Port
- ◆ PECI-to-I<sup>2</sup>C Translation
- ◆ Programmable Temperature Offsets
- ◆ -20°C to +120°C Operating Temperature Range
- ◆ V<sub>REF</sub> Input Refers Logic Levels to the PECI Supply Voltage
- ◆ Automatic I<sup>2</sup>C Bus Lockup Timeout Reset
- ◆ Lead-Free, 10-Pin μMAX® Package

## Applications

Servers  
Workstations  
Desktop Computers

## Ordering Information

PART	TEMP RANGE	PIN-PACKAGE
MAX6618AUB+	-20°C to +120°C	10 μMAX
MAX6618AUB+T	-20°C to +120°C	10 μMAX

T = Tape and reel.


+Denotes a lead-free package.

SMBus is a trademark of Intel Corp.

μMAX is a registered trademark of Maxim Integrated Products.

Pin Configuration appears at end of data sheet.

## Typical Application Circuit



# PECI-to-I<sup>2</sup>C Translator

MAX6618

## ABSOLUTE MAXIMUM RATINGS

(All voltages with respect to GND.)

V <sub>CC</sub> .....	-0.3V to +4V
AD0, AD1, AD2.....	-0.3V to (V <sub>CC</sub> + 0.3V)
SCL, SDA .....	-0.3V to +6V
V <sub>REF</sub> .....	-0.3V to +4V
PECI .....	-0.3V to (V <sub>REF</sub> + 0.3V)
DC Current through SDA .....	10mA

Continuous Power Dissipation (T<sub>A</sub> = +70°C)

10-Pin μMAX (derate 5.6mW/°C over T <sub>A</sub> = +70°C).....	444mW
Operating Temperature Range .....	-20°C to +120°C
Junction Temperature .....	+150°C
Storage Temperature Range .....	-65°C to +150°C
Lead Temperature (soldering, 10s) .....	+300°C

Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

## ELECTRICAL CHARACTERISTICS

(Typical Application Circuit, V<sub>CC</sub> = +3V to +3.6V, V<sub>REF</sub> = +0.95V to +1.26V, T<sub>A</sub> = -20°C to +120°C, unless otherwise noted. Typical values are at V<sub>CC</sub> = +3.3V, V<sub>REF</sub> = +1.0V, T<sub>A</sub> = +25°C.) (Note 1)

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
<b>SUPPLY</b>						
Operating Supply Voltage	V <sub>CC</sub>		3.0		3.6	V
Operating Supply Current	I <sub>CC</sub>	SCL = 400kHz		4	7	mA
Power-On-Reset Voltage	V <sub>POR</sub>		2.60		2.95	V
<b>INPUT SCL, INPUT/OUTPUT SDA</b>						
Low-Level Input Voltage	V <sub>IL</sub>				0.3 x V <sub>CC</sub>	V
High-Level Input Voltage	V <sub>IH</sub>		0.7 x V <sub>CC</sub>		5.5	V
Low-Level Output Voltage	V <sub>OL</sub>	I <sub>OL</sub> = 6mA			0.4	V
Leakage Current	I <sub>L</sub>		-1		+1	μA
Input Capacitance	C <sub>I</sub>			10		pF
<b>ADDRESS INPUT AD0</b>						
Low-Level Input Voltage	V <sub>IL</sub>				0.3 x V <sub>CC</sub>	V
High-Level Input Voltage	V <sub>IH</sub>		0.7 x V <sub>CC</sub>		V <sub>CC</sub> + 0.3	V
Leakage Current	I <sub>L</sub>		-2		+2	μA
Input Capacitance	C <sub>I</sub>			10		pF
<b>PECI</b>						
Supply Voltage to Peci Cell	V <sub>REF</sub>		0.95		1.26	V
Input Voltage Range	V <sub>IN</sub>		-0.3		V <sub>REF</sub> + 0.3	V
Low-Level Input Voltage Threshold	V <sub>IL</sub>		0.275 x V <sub>REF</sub>		0.500 x V <sub>REF</sub>	V
High-Level Input Voltage Threshold	V <sub>IH</sub>		0.550 x V <sub>REF</sub>		0.725 x V <sub>REF</sub>	V

# PECI-to-I<sup>2</sup>C Translator

**MAX6618**

## ELECTRICAL CHARACTERISTICS (continued)

(Typical Application Circuit,  $V_{CC} = +3V$  to  $+3.6V$ ,  $V_{REF} = +0.95V$  to  $+1.26V$ ,  $T_A = -20^{\circ}C$  to  $+120^{\circ}C$ , unless otherwise noted. Typical values are at  $V_{CC} = +3.3V$ ,  $V_{REF} = +1.0V$ ,  $T_A = +25^{\circ}C$ .) (Note 1)

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
Hysteresis	$V_H$		0.1 $\times V_{REF}$			V
Low-Level Sinking Current	$I_{IL}$		0.5		1.0	mA
High-Level Sourcing Current	$I_{IH}$		-6			mA
Input Capacitance	$C_I$	(Note 2)			10	pF
Signal-Noise Immunity Above 300MHz	$V_N$	(Note 2)	0.1 $\times V_{REF}$			V <sub>P-P</sub>

## TIMING CHARACTERISTICS

(Typical Application Circuit,  $V_{CC} = +3V$  to  $+3.6V$ ,  $V_{REF} = +0.95V$  to  $+1.26V$ ,  $T_A = -20^{\circ}C$  to  $+120^{\circ}C$ , unless otherwise noted. Typical values are at  $V_{CC} = +3.3V$ ,  $V_{REF} = +1.0V$ ,  $T_A = +25^{\circ}C$ .) (Note 2)

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
<b>I<sup>2</sup>C INTERFACE</b>						
Serial-Clock Frequency	$f_{SCL}$				400	kHz
Bus Free Time Between a STOP and a START Condition	$t_{BUF}$		1.3			$\mu s$
Hold Time, (Repeated) START Condition	$t_{HD, STA}$		0.6			$\mu s$
Repeated START Condition Setup Time	$t_{SU, STA}$		0.6			$\mu s$
STOP Condition Setup Time	$t_{SU, STO}$		0.6			$\mu s$
Data Hold Time	$t_{HD, DAT}$	(Note 3)			0.9	$\mu s$
Data Setup Time	$t_{SU, DAT}$		120			ns
SCL Clock-Low Period	$t_{LOW}$		1.3			$\mu s$
SCL Clock-High Period	$t_{HIGH}$		0.6			$\mu s$
Rise Time of Both SDA and SCL Signals, Receiving	$t_R$	(Notes 4, 5)		20 $+ 0.1C_b$	300	ns
Fall Time of Both SDA and SCL Signals, Receiving	$t_F$	(Notes 4, 5)		20 $+ 0.1C_b$	300	ns
Fall Time of SDA Transmitting	$t_{F, TX}$	(Notes 4, 5)		20 $+ 0.1C_b$	250	ns
Pulse Width of Spike Suppressed	$t_{SP}$	(Notes 2, 6)	50	160		ns
Capacitive Load for Each Bus Line	$C_b$	(Notes 2, 4)			400	pF
<b>PECI INTERFACE</b>						
Bit Time (Note 7)	$t_{BIT}$	Overall time evident on Peci	0.495		500	$\mu s$
		Driven by MAX6618	0.495		250	

# PECI-to-I<sup>2</sup>C Translator

MAX6618

## TIMING CHARACTERISTICS (continued)

(Typical Application Circuit,  $V_{CC} = +3V$  to  $+3.6V$ ,  $V_{REF} = +0.95V$  to  $+1.26V$ ,  $T_A = -20^{\circ}C$  to  $+120^{\circ}C$ , unless otherwise noted. Typical values are at  $V_{CC} = +3.3V$ ,  $V_{REF} = +1.0V$ ,  $T_A = +25^{\circ}C$ .) (Note 2)

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
Bit Time Jitter	$t_{BIT, jitter}$	Between adjacent bits in an PECI message header or data bytes after timing has been negotiated		1		%
Change in Bit Time	$t_{BIT, drift}$	Across a PECI address or PECI message bits as driven by MAX6618		2		%
High-Level Time for Logic-High	$t_{H1}$	(Note 8)	0.6	0.75	0.8	x $t_{BIT}$
High-Level Time for Logic-Low	$t_{H0}$		0.2	0.3	0.4	x $t_{BIT}$
Client Asserts PECI High During Logic-High	$t_{SU}$		0		0.2	x $t_{BIT-M}$
Rise Time	$t_R$	Measured from $V_{OL}$ to $V_{pMAX}$ , $V_{REF(nom)} - 5\%$ (Note 9)			30 + 5/Node	ns
Fall Time	$t_F$	Measured from $V_{OH}$ to $V_{NMAX}$ , $V_{REF(nom)} + 5\%$ (Note 9)			30/Node	ns
Hold Time	$t_{HOLD}$	Time for client to maintain a low idle drive after MAX6618 begins a message (Note 10)			0.5	x $t_{BIT-1}$
Stop Time	$t_{STOP}$	A constant low level driven by MAX6618 (Notes 8, 11)		2		x $t_{BIT-M}$
Maximum Dwell Time of the PECI Client	$t_{RESET}$	From the end of a ResetDevice command to the next message to which the reset client must be able to respond			0.4	ms
Minimum PECI Low Time Preceding a Message	$t_{SETUP}$	If the prior $t_{BIT}$ is not known by MAX6618, the maximum $t_{BIT}$ must be assumed and $t_{SETUP} = 1ms$ in this case (Note 12)	2			x $t_{BIT-X}$

**Note 1:** All parameters are tested at  $T_A = +25^{\circ}C$ . Specifications over temperature are guaranteed by design.

**Note 2:** Guaranteed by design; not production tested.

**Note 3:** A master device must provide a hold time of at least 300ns for the SDA signal (referred to  $V_{IL}$  of the SCL signal) to bridge the undefined region of SCL's falling edge.

**Note 4:**  $C_b$  = total capacitance of one bus line in pF.  $t_R$  and  $t_F$  measured between  $0.3 \times V_{CC}$  and  $0.7 \times V_{CC}$ .

**Note 5:**  $I_{SINK} \leq 6mA$ .  $C_b$  = total capacitance of one bus line in pF.  $t_R$  and  $t_F$  measured between  $0.3 \times V_{CC}$  and  $0.7 \times V_{CC}$ .

**Note 6:** Input filters on the SDA and SCL inputs suppress noise spikes less than 50ns.

**Note 7:** The MAX6618 must drive a more restrictive time to allow for quantized sampling errors by a client yet still attain the minimum time less than 500 $\mu$ s.  $t_{BIT}$  limits apply equally to  $t_{BIT-A}$  and  $t_{BIT-M}$ .

**Note 8:** The minimum and maximum bit times are relative to  $t_{BIT}$  defined in the timing negotiation pulse.

**Note 9:** Extended trace lengths can appear as additional nodes.

**Note 10:** The client may deassert its low idle drive prior to the falling edge of the first bit of the message by using the rising edge to detect a message start. However, the time delay must be sufficient to qualify the rising edge as a true message rather than a noise spike.

**Note 11:** The message stop is defined by two consecutive periods when the bus has no rising edge. Tolerance around this time is based on the  $t_{BIT-M}$  error budget.

**Note 12:**  $t_{SETUP}$  is not additive with  $t_{STOP}$ . Rather, these times may overlap.


# PECI-to-I<sup>2</sup>C Translator

## Pin Description

PIN	NAME	FUNCTION
1	PECI	Platform Environment Control Interface (PECI) Serial-Bus Input/Output
2	AGND	Analog Ground
3	AD0	I <sup>2</sup> C Bus Device Address Selection Input AO
4	SDA	I <sup>2</sup> C Bus Data Input/Output
5	SCL	I <sup>2</sup> C Bus Clock Input/Output
6	V <sub>CC</sub>	Power Supply. Bypass to GND with a 0.1μF capacitor.
7	GND	Power-Supply Ground
8	AD2	Internally Connected. Not used for I <sup>2</sup> C slave address selection. Must be connected to GND or V <sub>CC</sub> .
9	AD1	Internally Connected. Not used for I <sup>2</sup> C slave address selection. Must be connected to GND or V <sub>CC</sub> .
10	V <sub>REF</sub>	PECI Input Supply Voltage. Bypass V <sub>REF</sub> to AGND with a 0.1μF capacitor.

**MAX6618**

## Block Diagram



# PECI-to-I<sup>2</sup>C Translator

MAX6618

## Detailed Description

The MAX6618 obtains temperature data from an internal temperature sensor in PECEI-compliant hosts. Up to four PECEI hosts can be connected to the PECEI I/O interface. The MAX6618 handles all the PECEI transmissions

and uses a 2-wire, I<sup>2</sup>C-compatible serial interface to communicate with the PECEI host.

## Registers and Commands

The following is an overview of the I<sup>2</sup>C/SMBus registers/commands supported by the MAX6618.

ADDRESS	DESCRIPTION	TRANSACTION TYPE
00h	Read socket 0, domain 0 temperature register	ReadWord
01h	Read socket 0, domain 1 temperature register	ReadWord
02h	Read socket 1, domain 0 temperature register	ReadWord
03h	Read socket 1, domain 1 temperature register	ReadWord
04h	Read socket 2, domain 0 temperature register	ReadWord
05h	Read socket 2, domain 1 temperature register	ReadWord
06h	Read socket 3, domain 0 temperature register	ReadWord
07h	Read socket 3, domain 1 temperature register	ReadWord
08h	Read maximum temperature for all enabled sockets/domains register	ReadWord
09h	Read firmware version register	ReadWord
0Ah	Read maximum temperature address	ReadWord
0Bh	Read socket and domain that caused alert	ReadWord
0Ch	Read/write CONFIG0 register	ReadWord/WriteWord
0Dh	Read/write CONFIG1 register	ReadWord/WriteWord
0Eh	Read/write CONFIG2 register	ReadWord/WriteWord
0Fh	Read/write CONFIG3 register	ReadWord/WriteWord
10h	Read/write alert temperature for socket 0	ReadWord/WriteWord
11h	Read/write alert temperature for socket 1	ReadWord/WriteWord
12h	Read/write alert temperature for socket 2	ReadWord/WriteWord
13h	Read/write alert temperature for socket 3	ReadWord/WriteWord
14h	Request polling	SendByte
15h	Clear alert	SendByte

## Configuration

The MAX6618 has four configuration registers (Table 1). CONFIG0 is the main configuration register that enables the PECEI sockets, I<sup>2</sup>C bus timeout, PEC, alert activation, and polling delay. CONFIG1 sets the number of retries,

CONFIG2 sets the temperature offset, and CONFIG3 controls the temperature averaging. You can write to the configuration registers to set the configuration or read from the configuration registers to get the current settings.

**Table 1. Configuration Registers**

COMMAND BYTE	REGISTER DESCRIPTION	TYPE	RESULT
0Ch	CONFIG0 register	ReadWord/WriteWord	See the <i>CONFIG0</i> section.
0Dh	CONFIG1 register	ReadWord/WriteWord	See the <i>CONFIG1</i> section.
0Eh	CONFIG2 register	ReadWord/WriteWord	See the <i>CONFIG2</i> section.
0Fh	CONFIG3 register	ReadWord/WriteWord	See the <i>CONFIG3</i> section.

# PECI-to-I<sup>2</sup>C Translator

MAX6618

## CONFIG0

The CONFIG0 register holds a bit mask for PECI sockets and domains that are enabled for polling as well as a polling delay (minimum delay between sets of polls) and features enable/disable bits. Table 2 shows the various options for CONFIG0.

**Table 2. CONFIG0 Register**

BIT(S)	DESCRIPTION	DEFAULT
15:8	Polling enable for sockets and domains	00h
15	1 = enable socket 3, domain 1	0
14	1 = enable socket 3, domain 0	0
13	1 = enable socket 2, domain 1	0
12	1 = enable socket 2, domain 0	0
11	1 = enable socket 1, domain 1	0
10	1 = enable socket 1, domain 0	0
9	1 = enable socket 0, domain 1	0
8	1 = enable socket 0, domain 0	0
7	1 = enable I <sup>2</sup> C bus lockup timeout 0 = Disable timeout	1
6	1 = alternate data representation 0 = 16-bit data representation	0
5	1 = enable I <sup>2</sup> C packet error checksum (PEC) on device return data 0 = Disable PEC	1
4	1 = mask temperature alerts 0 = Activate alerts	0
3	Reserved, set to 0	0
2:0	Poll delay, see Table 3	5

The optional polling delay (bits 2:0) inserts after polling the set of all sockets and domains that are enabled in bits 15:8 with a minimal pause of 2.5ms between PECI reads. After polling all enabled sockets and domains, the device pauses PECI communications for the configured time before starting to poll the set of enabled sockets and domains again. Table 3 shows the various polling delay options.

**Table 3. Polling Delay**

POLL DELAY VALUE	DELAY BETWEEN POLLS (ms)
0	Polling on request only
1	2.5
2	5
3	10
4	50
5	100 (default)
6	500
7	Reserved

## CONFIG1

The CONFIG1 register configures the maximum number of retries before aborting a PECI temperature read as well as the originated (suggested) PECI bit time. Table 4 shows the various options for CONFIG1.

**Table 4. CONFIG1 Register**

BIT(S)	DESCRIPTION	DEFAULT
15:8	Originated PECI bit time (before negotiation) 01h: RESERVED 02h...0FFh: CONFIG1[15:8] + 1μs Minimum: 02h (= 3μs / 333.3kHz) Maximum: 0FFh (= 256μs / 3.906kHz)	02h
7:0	Maximum number of retries for PECI transactions	03h

# PECI-to-I<sup>2</sup>C Translator

## CONFIG2

The CONFIG2 register holds the offset that is added to all temperature return values that are not error codes. The offset is enabled in CONFIG0, bit 6; +95°C is set as 17C0h or 005Fh, depending on the data format. To represent +95°C in 16-bit representation, convert +95°C to binary using two's complement and left-shift six times. The MAX6618 automatically converts the offset value to the equivalent value when the data format is changed. See Table 5 for the default offset and Table 6 for some example values.

**Table 5. CONFIG2 Register**

BIT(S)	DESCRIPTION	DEFAULT
15:0	Temperature offset	0000h

**Table 6. Example Offset Values in 16-Bit Temperature Representation**

TEMP (°C)	HEX	BINARY	
		RESHI	RESLO
0	0000h	0000 0000	0000 0000
+25	0640h	0000 0110	0100 0000
+50	0C80h	0000 1100	1000 0000
+75	12C0h	0001 0010	1100 0000
+95	17C0h	0001 0111	1100 0000

When configured in CONFIG2 and the return code is not an error code (see the *Error Codes* section), the device adds the offset value stored in CONFIG2 to the return value. For example, if the CPU's thermal control circuit activation point is at +95°C, CONFIG2 can be set to +95°C (005Fh or 17C0h) and all return values are converted to absolute temperatures. Note that the thermal control circuit activation point is CPU specific. The offset value is represented in the current data format.

## CONFIG3

CONFIG3 register configures the temperature averaging function. See the *Temperature Averaging* section for more information. Table 7 shows the default settings.

**Table 7. CONFIG3 Register**

BIT(S)	DESCRIPTION	DEFAULT
15:8	Reserved, set to 0	00h
7:0	Averaging shift count, see formula	00h

## Temperature Representation

Temperature data is formatted in 16-bit two's complement representing a range from -512°C to +512°C in steps of 1/64°C (Figure 1). Internally, the device always uses the 16-bit data format. The temperature is given in two's complement and left-shifted so that the +1°C bit is bit 6 (Figure 2). Temperatures can be represented externally in alternate data format if fractional readings are not needed. Table 8 shows some examples.




Figure 1. Temperature Measured in 1/64°C Steps




Figure 2. Conversion of Temperature Done in Two's Complement

**Table 8. Example of 16-Bit Representation with No Offset (Activation Point = +95°C)**

TEMP (°C)	RELATIVE TEMP (°C)	HEX	BINARY	
			RESHI	RESLO
+94	-1	FFC0h	1111 1111	1100 0000
+85	-10	FD80h	1111 1101	1000 0000
+70	-25	FDC0h	1111 1101	1100 0000
+45	-50	F380h	1111 0011	1000 0000
+20	-75	ED30h	1110 1101	0100 0000



# PECI-to-I<sup>2</sup>C Translator

**MAX6618**

### Alternate Temperature Value Representation

This optional feature can be enabled using bit 6 of CONFIG0. When the alternate data format is enabled, the temperature value is shifted right as shown in Table 9. The most significant bits are set to all 0s or all 1s depending on the sign bit 15, also shown as S in Figure 3. Table 10 shows some example values. This translation is not performed for error codes (16-bit values from 8000h through 81FFh).

Excluding error codes, the software only has to examine the RESLO data byte, as it represents an integer value in the range from -128°C to +127°C in 1°C steps. The RESHI byte is all 0s or all 1s for valid return codes, and either 80h or 81h for all error codes.

### Temperature Averaging

The MAX6618 can average several temperature readings and return a value as calculated by:

$$T_{NEW} = \frac{1}{2^{CONFIG3}} \times T_{PECI} + \left(1 - \frac{1}{2^{CONFIG3}}\right) \times T_{OLD}$$

where T<sub>OLD</sub> is the previously stored temperature, T<sub>PECI</sub> is the new value read from PECI, and T<sub>NEW</sub> is the newly stored temperature ready to be returned through I<sup>2</sup>C. This calculation can cause significant bits to be lost.

Enable temperature averaging by writing the desired averaging amount to the CONFIG3 register. Writing 00h to the CONFIG3 register disables temperature averaging.

**Table 9. Alternate Temperature Representation**

DESCRIPTION	RESHI	RESLO
16-bit value	15:14:13:12:11:10:9:8	7:6:5:4:3:2:1:0
Alternate representation	15:15:15:15:15:15:15:15	15:12:11:10:9:8:7:6




Figure 3. Alternate Temperature Representation

**Table 10. Example of Alternate Representation with No Offset (Activation Point = +95°C)**

TEMP (°C)	RELATIVE TEMP (°C)	HEX	BINARY	
			RESHI	RESLO
+94	-1	FFFFh	1111 1111	1111 1111
+85	-10	FFF6h	1111 1111	1111 0110
+70	-25	FFE7h	1111 1111	1110 0111
+45	-50	FFCEh	1111 1111	1100 1110
+20	-75	FFB5h	1111 1111	1011 0101

# PECI-to-I<sup>2</sup>C Translator

**MAX6618**

## Temperature Commands

Table 11 shows the different commands for selecting one of the PECI hosts or getting the maximum temperature. Read commands are initiated by the MAX6618, and the result returned is a 16-bit word with the least significant bit (LSB) clocked in first for the selected PECI host.

The result consists of RESLO for the 8 LSBs and RESHI for the 8 MSBs, resulting in a 16-bit

words are temperature values read from the PECI interface. PECI-enabled Intel microprocessors return temperature data in fractions of 1°C below the thermal-control-circuit activation point, resulting in negative return values that do not represent absolute temperatures. Absolute temperatures can be achieved by setting the temperature offset in CONFIG2.

Table 12 shows example return values for an Intel CPU. Note that the MAX6618 does not interpret the return

**Table 11. Read Temperature**

ADDRESS	REGISTER	TYPE	RESULT
00h	Socket 0, domain 0	ReadWord	16-bit words
01h	Socket 0, domain 1		
02h	Socket 1, domain 0		
03h	Socket 1, domain 1		
04h	Socket 2, domain 0		
05h	Socket 2, domain 1		
06h	Socket 3, domain 0		
07h	Socket 3, domain 1		
08h	Read maximum temperature for all enabled sockets/domains		

**Table 12. Return Temperature Values**

RELATIVE TEMPERATURE (°C)	CONFIG2 OFFSET		RESHI:RESLO RESULT	
	16 BITS	ALTERNATE	16 BITS	ALTERNATE
-1	0000	0000	FFC0	FFFF
	17C0	005F	1780	005E
-36	0000	0000	F700	FFDC
	17C0	005F	0ec0	003B
-37	0000	0000	F6C0	FFDB
	17C0	005F	0E80	003A
-38	0000	0000	F680	FFDA
	17C0	005F	0E40	0039
-39	0000	0000	F640	FFD9
	17C0	005F	0E00	0038
-40	0000	0000	F600	FFD8
	17C0	005F	0DC0	0037
-41	0000	0000	F5C0	FFD7
	17C0	005F	0D80	0036
-42	0000	0000	F580	FFD6
	17C0	005F	0D40	0035
-43	0000	0000	F540	FFD5
	17C0	005F	0D00	0034

# PECI-to-I<sup>2</sup>C Translator

**MAX6618**

data (with the exception of error codes) and the relative temperatures are listed for reference only. Table 12 shows the values with 16-bit and alternate word format.

The read maximum temperature command from Table 11 returns the highest temperature that is not an error code from the enabled PECI sockets and domains. This operation works on signed numbers only and does not give information as to what socket the temperature result comes from. To find the socket and domain, use the read maximum temperature address command as shown in Table 13.

**Table 13. Read Maximum Temperature Address**

COMMAND	DESCRIPTION	TYPE	RESULT
0Ah	Read address of socket/domain with the maximum temperature	ReadWord	16-bit

The read maximum temperature address command returns the register that had the highest temperature when read maximum temperature was last called. An error is returned if the read maximum temperature has not been called or when the read maximum temperature itself returns an error.

### Return Value Flow Chart

Figure 4 shows the operations performed on temperature data read through PECI.




Figure 4. Operational Flowchart

# PECI-to-I<sup>2</sup>C Translator

MAX6618

## Error Codes

Error codes are represented as 16-bit words in the range 8000h–81FFh as shown in Table 14.

**Table 14. Error Codes**

ERROR CODES	DESCRIPTION
8000h–80FFh	Refer to Intel PECI specification.
8100h	PECI transaction failed for more than the configured number of consecutive retries.
8101h	Polling disabled for requested socket/domain.
8102h	First poll not yet completed for requested socket/domain (on startup).
8103h	Read maximum temperature requested, but no sockets/domains enabled or all enabled sockets/domains have errors; or read maximum temperature address requested, but read maximum temperature was not called.
8104h	Get alert socket/domain requested, but no alert active.

## Version Information Command

Table 15 shows the command to read the firmware version.

**Table 15. Firmware Command**

COMMAND	DESCRIPTION	TYPE	RESULT
09h	Get firmware version	ReadWord	16-bit word

The result is a 16-bit word (low byte transmitted first, high byte second), e.g., 0100h for the MAX6618 firmware version 1.0.

## Bus Lockout Timeout Reset

If an I<sup>2</sup>C transaction starts and gets locked up for greater than 20ms, the MAX6618 asserts the internal bus lockup reset that restarts itself in the default startup condition.

## Serial Interface

The MAX6618 operates as a slave that sends and receives data through an I<sup>2</sup>C-compatible, 2-wire interface. The interface uses a serial-data line (SDA) and a serial-clock line (SCL) to achieve bidirectional communication between master and slave. A master (typically a microcontroller) initiates all data transfers to and from the MAX6618 and generates the SCL clock that synchronizes the data transfer (Figure 5).




Figure 5. 2-Wire Serial-Interface Timing Details

# PECI-to-I<sup>2</sup>C Translator

MAX6618

The MAX6618 SCL and SDA lines operate as both inputs and open-drain outputs. A pullup resistor is required on SCL and SDA.

Each transmission consists of a START condition sent by a master, followed by the MAX6618 7-bit slave address, plus an R/W bit, one or more data bytes, and finally a STOP condition (Figure 6). To write to a MAX6618 register, a write transmission consists of a START condition, followed by the MAX6618 7-bit slave address plus  $R/\overline{W} = 0$ , a register address byte, one data byte, and finally a STOP condition. To read from a MAX6618 register, a combined write and read transmissions are required. The first write transmission consists of a START condition, followed by the MAX6618 7-bit slave address plus  $R/\overline{W} = 0$ , a register address byte, and finally a STOP condition that sets the register to be read. The second read transmission consists of a START condition, followed by the MAX6618 7-bit slave address plus  $R/\overline{W} = 1$ , one or more data bytes, and

finally a STOP condition that reads the data from the specified register. These write and read transmissions can be joined using a repeated START even though the MAX6618 7-bit slave address needs to be present preceding the R/W bits.

### Start and Stop Conditions

Both SCL and SDA remain high when the interface is not busy. A master signals the beginning of a transmission with a START (S) condition by transitioning SDA from high to low while SCL is high. When the master has finished communicating with the slave, it issues a STOP (P) condition by transitioning SDA from low to high while SCL is high. The bus is then free for another transmission (Figure 6).

### Data Transfer and Acknowledge

One data bit is transferred during each clock pulse. The data on SDA must remain stable while SCL is high (Figure 7).




Figure 6. Start and Stop Conditions




Figure 7. Bit Transfer

## PECI-to-I<sup>2</sup>C Translator

The acknowledge bit is a clocked 9th bit that the recipient uses to handshake receipt of each byte of data (Figure 8). Thus, each byte transferred effectively requires 9 bits. The master generates the 9th clock pulse, and the recipient pulls down SDA during the acknowledge clock pulse so that the SDA line is stable low during the high period of the clock pulse. When the master is transmitting to the MAX6618, the MAX6618 generates the acknowledge bit because the MAX6618 is the recipient. When the MAX6618 is transmitting to the master, the master generates the acknowledge bit because the master is the recipient.

### Slave Address

The MAX6618 has a 7-bit long slave address (Figure 9). The 8th bit following the 7-bit slave address is the R/W bit. The R/W bit is low for a write command and high for a read command.

The first four bits of the MAX6618 slave address (A6:A3) are always 0101. Bits A2:A1 are set during the manufacturing process to 0:1 (A2:A1 = 1:0 is a factory option). A0 is selected by the address input AD0. AD0 can be connected to GND or V<sub>CC</sub>. The MAX6618 has two possible

slave addresses selectable by AD0, and values for A2:A1 available by factory programming. Therefore, a maximum of four MAX6618 devices can be controlled independently from the same interface (see the *I<sup>2</sup>C Address Range* section).

### Message Format for Writing to the MAX6618

A write to the MAX6618 consists of the transmission of the MAX6618's slave address with the R/W bit set to zero, followed by at least 1 byte of information. The first byte of information is the command byte. The command byte determines which register of the MAX6618 is to be written to by the next byte or read from during the next read transmission. If a STOP condition is detected after the command byte is received, then the MAX6618 takes no further action beyond setting the register address.

The bytes received after the command byte are data bytes. The data bytes go into the register of the MAX6618 specified by the command byte. Only the last data byte or word transmitted before a STOP condition is stored by the device (Figure 10).




Figure 8. Acknowledge




Figure 9. Slave Address

# PECI-to-I<sup>2</sup>C Translator

MAX6618

## Message Format for Reading the MAX6618

The MAX6618 is read using the MAX6618's internally stored command byte as an address pointer the same way the stored command byte is used as an address pointer for a write. The pointer autoincrements after each data byte is read. Thus, a read is initiated by first

configuring the MAX6618's command byte by performing a write. The master can now read N consecutive bytes from the MAX6618 with the first data byte being read from the register addressed by the initialized command byte (Figure 10).




Figure 10. Typical Read/Write Word Command

# PECI-to-I<sup>2</sup>C Translator

**MAX6618**

## Packet Error Checksum (PEC)

All MAX6618 I<sup>2</sup>C packets have an optional packet error checksum (PEC). The PEC is implemented in accordance with the SMBus specification, versions 1.1 and 2. The MAX6618 accepts commands with or without PEC. The PEC for device responses is optional and can be disabled in the CONFIG0 register.

## Applications Information

### Operation with Multiple Masters

If the MAX6618 is operated on a 2-wire interface with multiple masters, a master reading the MAX6618 should use a repeated START between the write that sets the MAX6618's address pointer, and the read(s) that takes the data from the location(s) (Table 16). This is because it is possible for master 2 to take over the bus after master 1 has set up the MAX6618's address pointer, but before master 1 has read the data. If master 2 subsequently changes the MAX6618's address pointer, master 1's delayed read can be from an unexpected location. The use of multiple masters is not recommended.

## I<sup>2</sup>C Address Range

In addition to the four MSBs (0101), the I<sup>2</sup>C slave address includes bit A0 (set by the address input AD0) and bits A2:A1 (set as a factory option to 01 or 10). Using A2:A0, the address can be configured from 2Ah to 2Dh (Table 16).

## Choosing Pullup Resistors

I<sup>2</sup>C requires pullup resistors to provide a logic-high level to data and clock lines. There are tradeoffs between power dissipation and speed, and a compromise must be made in choosing pullup resistor values. Every device connected to the bus introduces some capacitance even when the device is not in operation. I<sup>2</sup>C specifies a minimum 300ns rise time to go from low to high (30% to 70%) for fast mode, which is defined for a data rate of 400kbps (refer to the I<sup>2</sup>C specifications for details). To meet the rise time requirement, choose pullup resistors so that the rise time  $t_R = 0.85R_{PULLUP} \times C_{BUS} < 300ns$ . For typical low bus capacitances, a 4.7k $\Omega$  resistor can be used. For a bus capacitance of 400pF, choose a pullup resistor less than 880 $\Omega$ . Many I<sup>2</sup>C devices work when the minimum specified rise time is not met. However, if the time it takes for the waveform to rise becomes too slow, these waveforms are not recognized by the master.


**Table 16. MAX6618 Slave Addresses**

A6:A3 (FIXED)	A2:A1 (FACTORY SET)	A0 (SET BY AD0 PIN)	SLAVE ADDRESS	I <sup>2</sup> C ADDRESS BYTE INCLUDING R/W BIT
0101	01	0	2Ah	54h, 55h
0101	01	1	2Bh	56h, 57h
0101	10	0	2Ch	58h, 59h A2:A1 = 10 is a factory option
0101	10	1	2Dh	5Ah, 5Bh A2:A1 = 10 is a factory option



# PECI-to-I<sup>2</sup>C Translator

## Pin Configuration



## Chip Information

PROCESS: CMOS


**MAX6618**

# PECI-to-I<sup>2</sup>C Translator

MAX6618

## Package Information

(The package drawing(s) in this data sheet may not reflect the most current specifications. For the latest package outline information, go to [www.maxim-ic.com/packages](http://www.maxim-ic.com/packages).)



10LUMAX.EPS

## Revision History

Pages changed at Rev 1: 1, 2, 5, 14, 16, 18

Maxim cannot assume responsibility for use of any circuitry other than circuitry entirely embodied in a Maxim product. No circuit patent licenses are implied. Maxim reserves the right to change the circuitry and specifications without notice at any time.

18 Maxim Integrated Products, 120 San Gabriel Drive, Sunnyvale, CA 94086 408-737-7600

© 2007 Maxim Integrated Products

MAXIM is a registered trademark of Maxim Integrated Products, Inc.