## **General Description**

The MAX6412–MAX6420 low-power microprocessor supervisor circuits monitor system voltages from 1.6V to 5V. These devices are designed to assert a reset signal whenever the V<sub>CC</sub> supply voltage or RESET IN falls below its reset threshold or the manual reset input is asserted. The reset output remains asserted for the reset timeout period after V<sub>CC</sub> and RESET IN rise above the reset threshold and the manual reset input is deasserted. The reset timeout is externally set by a capacitor to provide more flexibility.

The MAX6412/MAX6413/MAX6414 feature fixed thresholds from 1.575V to 5V in approximately 100mV increments and a manual reset input. The MAX6415/MAX6416/MAX6417 are offered with an adjustable reset input that can monitor voltages down to 1.26V and the MAX6418/MAX6419/ MAX6420 are offered with one fixed input and one adjustable input to monitor dual-voltage systems.

The MAX6412/MAX6415/MAX6418 have an active-low, push-pull reset output. The MAX6413/MAX6416/MAX6419 have an active-high, push-pull reset output and the MAX6414/MAX6417/MAX6420 have an active-low, open-drain reset output. All of these devices are offered in a SOT23-5 package and are fully specified from -40°C to +125°C.

#### **Applications**

Automotive Medical Equipment Intelligent Instruments

Portable Equipment

Battery-Powered Computers/Controllers


Embedded Controllers

Critical µP Monitoring

Set-Top Boxes

Computers

### Pin Configuration



## M/IXI/M

Features

- Monitor System Voltages from 1.6V to 5V
- Capacitor-Adjustable Reset Timeout Period
- Manual Reset Input (MAX6412/MAX6413/MAX6414)

- Adjustable Reset Input Option (MAX6415–MAX6420)
- Dual-Voltage Monitoring (MAX6418/MAX6419/MAX6420)
- Low Quiescent Current (1.7µA, typ)
- 3 RESET Output Options Push-Pull RESET Push-Pull RESET Open-Drain RESET
- Guaranteed Reset Valid to V<sub>CC</sub> = 1V
- Power-Supply Transient Immunity
- Small SOT23-5 Packages

#### PART **TEMP RANGE PIN-PACKAGE** MAX6412UK\_\_-T -40°C to +125°C 5 SOT23-5 MAX6413UK -T -40°C to +125°C 5 SOT23-5 MAX6414UK\_\_-T -40°C to +125°C 5 SOT23-5 -40°C to +125°C 5 SOT23-5 MAX6415UK-T MAX6416UK-T -40°C to +125°C 5 SOT23-5 MAX6417UK-T -40°C to +125°C 5 SOT23-5 MAX6418UK\_\_-T -40°C to +125°C 5 SOT23-5 MAX6419UK\_\_-T -40°C to +125°C 5 SOT23-5 MAX6420UK\_\_-T -40°C to +125°C 5 SOT23-5

**Ordering Information** 

**Note:** The MAX6412/MAX6413/MAX6414 and MAX6418/ MAX6419/MAX6420 are available with factory-set V<sub>CC</sub> reset thresholds from 1.575V to 5.0V in approximately 0.1V increments. Insert the desired nominal reset threshold suffix (from Table 1) into the blanks following the letters UK. There are 33 standard versions with a required order increment of 2500 pieces. Sample stock is generally held on standard versions only (see Standard Versions Table). Required order increment is 10,000 pieces for nonstandard versions. Contact factory for availability. All devices are available in tape-and-reel only.

#### Typical Operating Circuit appears at end of data sheet.

Selector Guide appears at end of data sheet.

Maxim Integrated Products 1

For pricing, delivery, and ordering information, please contact Maxim/Dallas Direct! at 1-888-629-4642, or visit Maxim's website at www.maxim-ic.com.

### **ABSOLUTE MAXIMUM RATINGS**

All Voltages Referenced to GND

V <sub>CC</sub>	0.3V to +6.0V
SRT, MR, RESET IN	0.3V to (V <sub>CC</sub> + 0.3V)
RESET, RESET (Push-Pull)	0.3V to (V <sub>CC</sub> + 0.3V)
RESET (Open-Drain)	0.3V to +6.0V
Input Current (All Pins)	±20mA
Output Current (RESET, RESET)	±20mA

Continuous Power Dissipation ( $T_A = +70^{\circ}C$ )	
5-Pin SOT23-5 (derate 7.1mW/°C above +70°C)571mW	V
Operating Temperature Range40°C to +125°C	)
Junction Temperature+150°C	)
Storage Temperature Range65°C to +150°C	)
Lead Temperature (soldering, 10s)+300°C	)

Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

## **ELECTRICAL CHARACTERISTICS**

( $V_{CC}$  = 1V to 5.5V,  $T_A$  =  $T_{MIN}$  to  $T_{MAX}$ , unless otherwise specified. Typical values are at  $V_{CC}$  = 5V and  $T_A$  = +25°C.) (Note 1)

PARAMETER	SYMBOL	CONDITIONS	MIN	ТҮР	МАХ	UNITS	
Supply Voltage Range	V <sub>CC</sub>		1.0		5.5	V	
		V <sub>CC</sub> ≤ 5.0V		2.7	4.5		
Supply Current	Icc	$V_{CC} \le 3.3V$		2	3.5	μA	
		$V_{CC} \le 2.0V$		1.7	2.5	Ī	
		$T_A = +25^{\circ}C$	V <sub>TH</sub> - 1.5%		V <sub>TH</sub> + 1.5%		
V <sub>CC</sub> Reset Threshold Accuracy	V <sub>TH</sub>	$T_A = 0^{\circ}C$ to $+125^{\circ}C$	V <sub>TH</sub> - 2.5%		V <sub>TH</sub> + V 2.5%		
		$T_A = -40^{\circ}C$ to $0^{\circ}C$	V <sub>TH</sub> - 3.5%		V <sub>TH</sub> + 3.5%		
Hysteresis	VHYST			$3 \times V_{TH}$		mV	
V <sub>CC</sub> to Reset Delay	t <sub>RD</sub>	V <sub>CC</sub> falling at 1mV/µs		100		μs	
Reset Timeout Period	t <sub>RP</sub>	$C_{SRT} = 1500 pF$	3.35	4.375	5.40	ms	
heset filleout f enou		C <sub>SRT</sub> = 0		0.275		1115	
VSRT Ramp Current	IRAMP	$V_{SRT} = 0$ to 0.65V; $V_{CC} = 1.6V$ to 5V		240		nA	
VSRT Ramp Threshold	VTH-RAMP	$V_{CC}$ = 1.6V to 5V (V <sub>RAMP</sub> rising)		0.65		V	
RAMP Threshold Hysteresis		VRAMP falling threshold		33		mV	
	V <sub>OL</sub>	$V_{CC} \ge 1.0V$ , $I_{SINK} = 50\mu A$			0.3		
RESET Output Voltage LOW		$V_{CC} \ge 2.7V$ , $I_{SINK} = 1.2mA$			0.3	V	
		$V_{CC} \ge 4.5V$ , $I_{SINK} = 3.2mA$			0.4		
	V <sub>OH</sub>	$V_{CC} \ge 1.8V$ , $I_{SOURCE} = 200\mu A$	$0.8 \times V_{C}$	0.8 × V <sub>CC</sub> 0.8 × V <sub>CC</sub> 0.8 × V <sub>CC</sub>		V	
RESET Output Voltage HIGH, (Push-Pull)		$V_{CC} \ge 2.25V$ , $I_{SOURCE} = 500\mu A$	$0.8 \times V_{C}$				
		$V_{CC} \ge 4.5V$ , $I_{SOURCE} = 800\mu A$	$0.8 \times V_{C}$				
RESET Output Leakage Current, (Open-Drain)	I <sub>LKG</sub>	$V_{CC} > V_{TH}$ , reset not asserted			1.0	μA	
	N	$V_{CC} \ge 1.0V$ , $I_{SOURCE} = 1\mu A$					
		$V_{CC} \ge 1.8V$ , $I_{SOURCE} = 150\mu A$			V		
RESET Output Voltage HIGH	Voh	$V_{CC} \ge 2.7V$ , $I_{SOURCE} = 500\mu A$	$0.8 \times V_{C}$	0.8 × V <sub>CC</sub>		v	
		$V_{CC} \ge 4.5V$ , $I_{SOURCE} = 800\mu A$	$0.8 \times V_{C}$	С			

M/IXI/M

## **ELECTRICAL CHARACTERISTICS (continued)**

(V<sub>CC</sub> = 5V, C<sub>SRT</sub> = 1500pF,  $T_A$  = +25°C, unless otherwise noted.)

 $(V_{CC} = 1V \text{ to } 5.5V, T_A = T_{MIN} \text{ to } T_{MAX}, \text{ unless otherwise specified. Typical values are at } V_{CC} = 5V \text{ and } T_A = +25^{\circ}C.)$  (Note 1)


PARAMETER	SYMBOL	CONDITIONS	MIN	ТҮР	MAX	UNITS
		V <sub>CC</sub> ≥ 1.8V, I <sub>SINK</sub> = 500µA			0.3	
RESET Output Voltage LOW	Vol	$V_{CC} \ge 2.7V$ , $I_{SINK} = 1.2mA$			0.3	V
		$V_{CC} \ge 4.5V$ , $I_{SINK} = 3.2mA$			0.4	
RESET IN Leakage Current					10	nA
RESET IN Threshold	V <sub>RST</sub>	$V_{RST}$ falling, $V_{CC} = 1.6V$ to 5.0V	1.212	1.263	1.313	V
RESET IN Hysteresis				25		mV
	VIL	Vec > 1 OV			0.8	
	VIH	$V_{CC} > 4.0V$	2.4			v
MR Input	VIL				$0.3 \times V_{CC}$	v
	VIH	$V_{\rm CC} < 4.0 V$	$0.7 \times V_{CC}$			
MR Minimum Pulse Width			1			μs
MR Glitch Rejection				75		ns
MR to RESET Delay				50		μs
MR Pullup Resistance		Pull up to $V_{CC}$	12	20	28	kΩ

Note 1: Devices production tested at +25°C. Over temperature limits are guaranteed by design.

**SUPPLY CURRENT vs. SUPPLY CURRENT vs.** SUPPLY VOLTAGE **TEMPERATURE RESET TIMEOUT PERIOD vs. CSRT** 3.5 4 10,000 3.0  $V_{CC} = 5V$  $T_A = +125^{\circ}C$ 1000 RESET TIMEOUT PERIOD (ms) 3 SUPPLY CURRENT (µA) SUPPLY CURRENT (µA) 2.5  $V_{CC} = 3.3V$  $T_A = +25^{\circ}C$ 100 2.0  $V_{CC} = 1.8V$ 2 1.5 10  $T_{\Delta} = -40^{\circ}C$ 1.0 1  $V_{CC} = 1V$ 0.5 0 0.1 0 5 -25 0 2 3 4 6 -50 0 25 50 75 100 125 0.001 0.01 0.1 10 100 1000 1 SUPPLY VOLTAGE (V) TEMPERATURE (°C) C<sub>SRT</sub> (nF)

## **Typical Operating Characteristics**

MAX6412-MAX6420



MAX6412-MAX6420

M/IXI/N

## Pin Description

PIN					
MAX6412/ MAX6413/ MAX6414	MAX6415/ MAX6416/ MAX6417	MAX6418/ MAX6419/ MAX6420	NAME	FUNCTION	
1	1	1	RESET	RESET changes from high to low whenever $V_{CC}$ or RESET IN drops below the selected reset threshold voltage (V <sub>TH</sub> or V <sub>RESET IN</sub> , respectively) or manual reset is pulled low. RESET remains low for the reset timeout period after all reset conditions are deasserted and then goes high.	
	I		RESET	RESET changes from low to high whenever the V <sub>CC</sub> or RESET IN drops below the selected reset threshold voltage (V <sub>TH</sub> or V <sub>RESET IN</sub> ) or manual reset is pulled low. RESET remains high for the reset timeout period after all reset conditions are deasserted and then goes low.	
2	2	2	GND	Ground	
_	3	3	RESET IN	Reset Input. High-impedance input to the adjustable reset comparator. Connect RESET IN to the center point of an external resistor-divider network to set the threshold of the externally monitored voltage. See <i>Reset</i> <i>Threshold</i> section.	
3	_	_	MR	Manual Reset Input. Pull this pin low to manually reset the device. Reset remains asserted for the reset timeout period after $\overline{\text{MR}}$ is released.	
4	4	4	SRT	Set Reset Timeout Input. Connect a capacitor between SRT and ground to set the timeout period. Determine the period as follows: $t_{RP} = (2.73 \times 10^6) \times C_{SRT} + 275 \mu s$ with $t_{RP}$ in seconds and $C_{SRT}$ in Farads.	
5	5	5	Vcc	Supply Voltage and Input for Fixed-Threshold $V_{CC}Monitor$	

### **Detailed Description**

The MAX6412–MAX6420 low-power microprocessor ( $\mu$ P) supervisory circuits provide maximum adjustability for supply-voltage monitoring and reset functionality. In addition, the MAX6412–MAX6420 reset timeout period is adjustable using an external capacitor.

The MAX6412/MAX6413/MAX6414 have factorytrimmed reset threshold voltages in approximately 100mV increments from 1.575V to 5.0V with a manual reset input. The MAX6415/MAX6416/MAX6417 contain a reset threshold that can be adjusted to any voltage above 1.26V using external resistors. The MAX6418/ MAX6419/MAX6420 offer both a factory-trimmed reset threshold and an adjustable reset threshold input for dual-voltage monitoring.

A reset signal is asserted when V<sub>CC</sub> and/or RESET IN falls below the preset values or when  $\overline{\text{MR}}$  is asserted. The reset remains asserted for an externally programmed interval after V<sub>CC</sub> and/or RESET IN has risen above the reset threshold or  $\overline{\text{MR}}$  is deasserted.

#### **Reset Output**

The reset output is typically connected to the reset input of a  $\mu$ P. A  $\mu$ P's reset input starts or restarts the  $\mu$ P

M/XI/M

in a known state. The MAX6412–MAX6420  $\mu$ P supervisory circuits provide the reset logic to prevent codeexecution errors during power-up, power-down, and brownout conditions (see *Typical Operating Circuit*).

For the MAX6413, MAX6416, and MAX6419, RESET changes from low to high whenever V<sub>CC</sub> or RESET IN drops below the reset threshold voltages. Once RESET IN and V<sub>CC</sub> exceed their respective reset threshold voltage(s), RESET remains high for the reset timeout period, then goes low.

On power-up, once V<sub>CC</sub> reaches 1V, RESET is guaranteed to be a logic high. For applications requiring valid reset logic when V<sub>CC</sub> is less than 1V, see the section *Ensuring a Valid RESET/RESET Output Down to V<sub>CC</sub> = 0.* 

The active-low  $\overline{\text{RESET}}$  output of the remaining supervisors is the inverse of the MAX6413, MAX6416, and MAX6419 active-high RESET output and is guaranteed valid for V<sub>CC</sub>  $\geq$  1V.

#### **Reset Threshold**

The MAX6415–MAX6420 monitor the voltage on RESET IN with an external resistor voltage-divider (Figure 1).

Use the following formula to calculate the externally monitored voltage ( $V_{MON\_TH}$ ):

 $V_{MON_TH} = V_{RST} \times (R1 + R2)/R2$ 

where V<sub>MON\_TH</sub> is the desired reset threshold voltage and V<sub>RST</sub> is the reset input threshold (1.26V). Resistors R1 and R2 can have very high values to minimize current consumption due to low leakage currents. Set R2 to some conveniently high value (1M $\Omega$ , for example) and calculate R1 based on the desired monitored voltage, using the following formula:

 $R1 = R2 \times (V_{MON} TH/V_{RST} - 1) (\Omega)$ 

#### Manual Reset Input (MAX6412/MAX6413/MAX6414)

Many µP based products require manual reset capability, allowing the operator, a technician, or external logic circuitry to initiate a reset. A logic low on MR asserts reset. Reset remains asserted while MR is low and for the reset timeout period after MR returns high.

The  $\overline{\text{MR}}$  has an internal 20k $\Omega$  pullup resistor so it can be left open if not used. Connect a normally open momentary switch from  $\overline{\text{MR}}$  to ground to create a manual reset function (external debounce circuitry is not required for long reset timeout periods).

A manual reset option can easily be implemented with the MAX6415–MAX6420 by connecting a normally open momentary switch in parallel with R2 (Figure 2). When the switch is closed, the voltage on RESET IN goes to zero, initiating a reset. Similar to the MAX6412/MAX6413/ MAX6414 manual reset, reset remains asserted while the switch is closed and for the reset timeout period after the switch is opened.




Figure 1. Calculating the Monitored Threshold Voltage (V<sub>MON TH</sub>)




Figure 2. Adding an External Manual Reset Function to the MAX6415–MAX6420

#### Monitoring Voltages Other than VCC (MAX6415/MAX6416/MAX6417)

The MAX6415/MAX6416/MAX6417 contain an adjustable reset threshold input. These devices can be used to monitor voltages other than V<sub>CC</sub>. Calculate V<sub>MON\_TH</sub> as shown in the *Reset Threshold* section. (See Figure 3.)




Figure 3. Monitoring External Voltages




Figure 4. MAX6418/MAX6419/MAX6420 Monitoring Two Voltages

#### Dual-Voltage Monitoring (MAX6418/MAX6419/MAX6420)

The MAX6418/MAX6419/MAX6420 contain both factory-trimmed threshold voltages and an adjustable reset threshold input, allowing the monitoring of two voltages, V<sub>CC</sub> and V<sub>MON\_TH</sub> (see Figure 4). Reset is asserted when either of the voltages falls below its respective threshold voltage.

## Application Information

#### **Selecting a Reset Capacitor**

The reset timeout period is adjustable to accommodate a variety of  $\mu$ P applications. Adjust the reset timeout period (t<sub>RP</sub>) by connecting a capacitor (C<sub>SRT</sub>) between SRT and ground. Calculate the reset timeout capacitor as follows:

 $C_{SRT} = (t_{RP} - 275 \mu s) / (2.73 \times 10^6)$  where  $t_{RP}$  is in seconds and  $C_{SRT}$  is in Farads

The reset delay time is set by a current/capacitor-controlled ramp compared to an internal 0.65V reference. An internal 240nA ramp current source charges the external capacitor. The charge to the capacitor is cleared when a reset condition is detected. Once the reset condition is removed, the voltage on the capacitor ramps according to the formula: dV/dt = I/C. The C<sub>SRT</sub> capacitor must ramp to 0.65V to deassert the reset. C<sub>SRT</sub> must be a low-leakage (<10nA) type capacitor, ceramic is recommended.

**Operating as a Voltage Detector** The MAX6412–MAX6420 can be operated in a voltage detector mode by floating the SRT pin. The reset delay times for V<sub>CC</sub> rising above or falling below the threshold are not significantly different. The reset output is deasserted smoothly without false pulses.




Figure 5. MAX6414/MAX6417/MAX6420 Open-Drain RESET Output Allows use with Multiple Supplies

#### Interfacing to Other Voltages for Logic Compatibility

The open-drain outputs of the MAX6414/MAX6417/ MAX6420 can be used to interface to  $\mu$ Ps with other logic levels. As shown in Figure 5, the open-drain output can be connected to voltages from 0 to 5.5V. This allows for easy logic compatibility to various micro-processors.

#### **Negative-Going Vcc Transients**

In addition to issuing a reset to the  $\mu$ P during power-up, power-down, and brownout conditions, these supervisors are relatively immune to short-duration negative-going transients (glitches). The Maximum Transient Duration vs. Reset Threshold Overdrive graph in the *Typical Operating Characteristics* shows this relationship.

The area below the curve of the graph is the region in which these devices typically do not generate a reset pulse. This graph was generated using a negative-going pulse applied to V<sub>CC</sub>, starting above the actual reset threshold (V<sub>TH</sub>) and ending below it by the magnitude indicated (reset-threshold overdrive). As the magnitude of the transient decreases (farther below the reset threshold), the maximum allowable pulse width decreases. Typically, a V<sub>CC</sub> transient that goes 100mV below the reset threshold and lasts 50µs or less will not cause a reset pulse to be issued.

#### Ensuring a Valid RESET or RESET \_\_\_\_\_Down to VCC = 0

When V<sub>CC</sub> falls below 1V, RESET/RESET current sinking (sourcing) capabilities decline drastically. In the case of the MAX6412, MAX6415, and MAX6418, highimpedance CMOS-logic inputs connected to  $\overline{\text{RESET}}$  can drift to undetermined voltages. This presents no problems in most applications, since most  $\mu Ps$  and other circuitry do not operate with V<sub>CC</sub> below 1V.

In those applications where  $\overline{\text{RESET}}$  must be valid down to 0, adding a pulldown resistor between  $\overline{\text{RESET}}$  and ground sinks any stray leakage currents, holding  $\overline{\text{RESET}}$  low (Figure 6). The value of the pulldown resistor is not critical; 100k $\Omega$  is large enough not to load  $\overline{\text{RESET}}$  and small enough to pull  $\overline{\text{RESET}}$  to ground. For applications using the MAX6413, MAX6416, and MAX6419, a 100k $\Omega$  pullup resistor between RESET and VCC will hold RESET high when VCC falls below 1V (Figure 7). Open-drain  $\overline{\text{RESET}}$  versions are not recommended for applications requiring valid logic for VCC down to 0.




Figure 6. Ensuring  $\overline{RESET}$  Valid to  $V_{CC} = 0$ 




Figure 7. Ensuring RESET Valid to  $V_{CC} = 0$ 



#### Layout Consideration

SRT is a precise current source. When developing the layout for the application, be careful to minimize board capacitance and leakage currents around this pin. Traces connected to SRT should be kept as short as possible. Traces carrying high-speed digital signals and traces with large voltage potentials should be routed as far from SRT as possible. Leakage current and stray capacitance (e.g., a scope probe) at this pin could cause errors in the reset timeout period. When evaluating these parts, use clean prototype boards to ensure accurate reset periods.

RESET IN is a high-impedance input, which is typically driven by a high-impedance resistor-divider network (e.g.,  $1M\Omega$  to  $10M\Omega$ ). Minimize coupling to transient signals by keeping the connections to this input short. Any DC leakage current at RESET IN (e.g., a scope probe) causes errors in the programmed reset threshold.

#### **Chip Information**

TRANSISTOR COUNT: 325 PROCESS: BICMOS

able 1. nesel vollages Sullix Table							
SUFFIX	MIN	ТҮР	MAX				
16	1.536	1.575	1.614				
17	1.623	1.665	1.707				
18	1.755	1.800	1.845				
19	1.853	1.900	1.948				
20	1.950	2.000	2.050				
21	2.048	2.100	2.153				
22	2.133	2.188	2.243				
23	2.313	2.313	2.371				
24	2.340	2.400	2.460				
25	2.438	2.500	2.563				
26	2.559	2.625	2.691				
27	2.633	2.700	2.768				
28	2.730	2.800	2.870				
29	2.852	2.925	2.998				
30	2.925	3.000	3.075				
31	2.998	3.075	3.152				
32	3.120	3.200	3.280				
33	3.218	3.300	3.383				
34	3.315	3.400	3.485				
35	3.413	3.500	3.558				
36	3.510	3.600	3.690				
37	3.608	3.700	3.793				
38	3.705	3.800	3.895				
39	3.803	3.900	3.998				
40	3.900	4.000	4.100				
41	3.998	4.100	4.203				
42	4.095	4.200	4.305				
43	4.193	4.300	4.408				
44	4.266	4.375	4.484				
45	4.388	4.500	4.613				
46	4.509	4.625	4.741				
47	4.583	4.700	4.818				
48	4.680	4.800	4.920				
49	4.778	4.900	5.023				
50	4.875	5.000	5.125				



PART*	TOP MARK
MAX6412UK16-T	ADVY
MAX6412UK22-T	ADWA
MAX6412UK26-T	ADWC
MAX6412UK29-T	ADWD
MAX6412UK46-T	ADWG
MAX6413UK16-T	ADWI
MAX6413UK22-T	ADWK
MAX6413UK26-T	ADWM
MAX6413UK29-T	ADWN
MAX6413UK46-T	ADWQ
MAX6414UK16-T	ADWS
MAX6414UK22-T	ADWU
MAX6414UK26-T	ADWW
MAX6414UK29-T	ADWX
MAX6414UK46-T	ADXA
MAX6415UK-T	ADZO
MAX6416UK-T	ADZP
MAX6417UK-T	ADZQ
MAX6418UK16-T	ADYG
MAX6418UK22-T	ADYI
MAX6418UK26-T	ADYK
MAX6418UK29-T	ADYL
MAX6418UK46-T	ADYO
MAX6419UK16-T	ADYQ
MAX6419UK22-T	ADYS
MAX6419UK26-T	ADYU
MAX6419UK29-T	ADYV
MAX6419UK46-T	ADYY
MAX6420UK16-T	ADZA
MAX6420UK22-T	ADZC
MAX6420UK26-T	ADZE
MAX6420UK29-T	ADZF
MAX6420UK46-T	ADZI

### **Standard Versions Table**


\*Sample Stock is generally held on all standard versions. Contact factory for availability of nonstandard versions.

M/XI/M

## Selector Guide


PART	FIXED V <sub>TH</sub>	MANUAL RESET	RESET IN	PUSH-PULL RESET	PUSH-PULL RESET	OPEN-DRAIN RESET
MAX6412	~	~	_	~	_	_
MAX6413	~	~			~	
MAX6414	~	~	_			~
MAX6415	_	_	<ul> <li>✓</li> </ul>	~		
MAX6416	_		~		~	
MAX6417			~	_		~
MAX6418	~		~	~	_	
MAX6419	~	_	~		~	
MAX6420	~	_	<ul> <li>✓</li> </ul>		_	~

## **Typical Operating Circuit**



### **Package Information**

(The package drawing(s) in this data sheet may not reflect the most current specifications. For the latest package outline information go to <u>www.maxim-ic.com/packages</u>.)



Maxim cannot assume responsibility for use of any circuitry other than circuitry entirely embodied in a Maxim product. No circuit patent licenses are implied. Maxim reserves the right to change the circuitry and specifications without notice at any time.

12 \_\_\_\_\_\_Maxim Integrated Products, 120 San Gabriel Drive, Sunnyvale, CA 94086 408-737-7600

© 2003 Maxim Integrated Products

Printed USA

is a registered trademark of Maxim Integrated Products.