# Dual, 10-Bit, Programmable, 30mA High-Output-Current DAC 


#### Abstract

General Description The MAX5550 dual, 10-bit, digital-to-analog converter (DAC) features high-output-current capability. The MAX5550 sources up to 30mA per DAC, making it ideal for PIN diode biasing applications. Outputs can also be paralleled for high-current applications (up to 60 mA typ). Operating from a single +2.7 V to +5.25 V supply, the MAX5550 typically consumes 1.5 mA per DAC in normal operation and less than $1 \mu \mathrm{~A}$ (max) in shutdown mode. The MAX5550 also features low output leakage current in shutdown mode ( $\pm 1 \mu \mathrm{~A}$ max) that is essential to ensure that the external PIN diodes are off. Additional features include an integrated +1.25 V bandgap reference, and a control amplifier to ensure high accuracy and low-noise performance. A separate reference input (REFIN) allows for the use of an external reference source, such as the MAX6126, for improved gain accuracy. A pin-selectable $\mathrm{I}^{2} \mathrm{C}^{\star}$-/SPI ${ }^{\text {TM }}$-compatible serial interface provides optimum flexibility for the MAX5550. The maximum programmable output current value is set using software and an adjustment resistor. The MAX5550 is available in a ( $3 \mathrm{~mm} \times 3 \mathrm{~mm}$ ) 16-pin thin QFN package, and is specified over the extended $\left(-40^{\circ} \mathrm{C}\right.$ to $\left.+85^{\circ} \mathrm{C}\right)$ temperature range.


Applications
PIN Diode Biasing
RF Attenuator Control
VCO Tuning

- Pin-Selectable ${ }^{2}$ ²- or SPI-Compatible Interface
- Guaranteed Low Output Leakage Current in Shutdown ( $\pm 1 \mu \mathrm{~A}$ max)
- Guaranteed Monotonic over Extended Temperature Range
- Dual Outputs for Balanced Systems
- Current Outputs Source Up to 30mA per DAC
- Parallelable Outputs for 60mA Applications
- Output Stable with RF Filters
- Internal or External Reference Capability
- Digital Output (DOUT) Available for Daisy Chaining in SPI Mode
- +2.7V to +5.25 V Single-Supply Operation
- 16-Pin (3mm x 3mm) Thin QFN Package
- Programmable Output Current Range Set by Software and Adjustment Resistor

Ordering Information

| PART | TEMP <br> RANGE | PIN- <br> PACKAGE | PKG <br> CODE | TOP <br> MARK |
| :---: | :---: | :--- | :---: | :---: |
| MAX5550ETE | $-40^{\circ} \mathrm{C}$ to <br> $+85^{\circ} \mathrm{C}$ | 16 Thin QFN | T1633F-3 | ACZ |

Functional Diagram

> *Purchase of ${ }^{2} C$ components from Maxim Integrated Products, Inc., or one of its sublicensed Associated Companies, conveys a license under the Philips ${ }^{2} \mathrm{C}$ Patent Rights to use these components in an ${ }^{2} C$ system, provided that the system conforms to the $I^{2} C$ Standard Specification as defined by Philips.
> SPI is a trademark of Motorola, Inc.

Pin Configuration appears at end of data sheet.

## Dual, 10-Bit, Programmable, 30mA High-Output-Current DAC

## ABSOLUTE MAXIMUM RATINGS



Operating Temperature Range ........................... $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ Junction Temperature ..................................................... $150^{\circ} \mathrm{C}$ Storage Temperature Range ............................ $65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$ Lead Temperature (soldering, 10s) ................................ $+300^{\circ} \mathrm{C}$

Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

## ELECTRICAL CHARACTERISTICS

$\left(\mathrm{V}_{\mathrm{DD}}=+2.7 \mathrm{~V}\right.$ to $+5.25 \mathrm{~V}, \mathrm{GND}=0, \mathrm{~V}_{\mathrm{REFI}}=+1.25 \mathrm{~V}$, internal reference, RFSADJ_ $=20 \mathrm{k} \Omega$; compliance voltage $=\left(\mathrm{V}_{\mathrm{DD}}-0.6 \mathrm{~V}\right)$, $V_{S C L K / S C L}=0, T_{A}=-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$, unless otherwise noted. Typical values are at $\mathrm{V}_{\mathrm{DD}}=+3.0 \mathrm{~V}$ and $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$.) (Note 1)


## Dual, 10-Bit, Programmable, 30mA High-Output-Current DAC

## ELECTRICAL CHARACTERISTICS (continued)

$\left(V_{D D}=+2.7 \mathrm{~V}\right.$ to $+5.25 \mathrm{~V}, \mathrm{GND}=0, \mathrm{~V}_{\mathrm{REFIN}}=+1.25 \mathrm{~V}$, internal reference, RFSADJ_ $=20 \mathrm{k} \Omega$; compliance voltage $=\left(\mathrm{V}_{\mathrm{DD}}-0.6 \mathrm{~V}\right)$, $V_{S C L K / S C L}=0, T_{A}=-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$, unless otherwise noted. Typical values are at $\mathrm{V}_{\mathrm{DD}}=+3.0 \mathrm{~V}$ and $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$.) (Note 1)

| PARAMETER | SYMBOL | CONDITIONS | MIN TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Digital-to-Analog Glitch Impulse |  |  | 40 |  | nVs |
| DAC-to-DAC Current Matching |  |  | 2 |  | \% |
| Wake-Up Time |  | $V_{D D}=+3 \mathrm{~V}$ | 400 |  | $\mu \mathrm{s}$ |
|  |  | $V_{D D}=+5 \mathrm{~V}$ | 10 |  |  |
| POWER SUPPLIES |  |  |  |  |  |
| Supply Voltage | VDD |  | +2.70 | +5.25 | V |
| Supply Current | IDD | $\mathrm{V}_{\mathrm{DD}}=+5.25 \mathrm{~V}$, no load | 3 | 6 | mA |
| Shutdown Current |  |  |  | 1.2 | $\mu \mathrm{A}$ |
| LOGIC AND CONTROL INPUTS |  |  |  |  |  |
| Input High Voltage (Note 5) | $\mathrm{V}_{\mathrm{IH}}$ | $+2.7 \mathrm{~V} \leq \mathrm{V}_{\mathrm{DD}} \leq+3.4 \mathrm{~V}$ | $\begin{aligned} & 0.7 x \\ & V_{D D} \end{aligned}$ |  | V |
|  |  | $+3.4 \mathrm{~V}<\mathrm{V}_{\mathrm{DD}} \leq+5.25 \mathrm{~V}$ | 2.4 |  |  |
| Input Low Voltage | VIL | (Note 5) |  | 0.8 | V |
| Input Hysteresis | VHYS |  | $\begin{aligned} & 0.1 x \\ & V_{D D} \end{aligned}$ |  | V |
| Input Capacitance | $\mathrm{CIN}^{\text {N }}$ |  | 10 |  | pF |
| Input Leakage Current | IIN |  |  | $\pm 1$ | $\mu \mathrm{A}$ |
| Output Low Voltage | VOL | $\mathrm{ISINK}=3 \mathrm{~mA}$ |  | 0.6 | V |
| Output High Voltage | VOH | ISOURCE $=2 \mathrm{~mA}$ | $\begin{gathered} \text { VDD } \\ 0.5 \end{gathered}$ |  | V |
| I2C TIMING CHARACTERISTICS (Figure 2) |  |  |  |  |  |
| SCL Clock Frequency | fscl |  |  | 400 | kHz |
| Setup Time for START Condition | tsu:STA |  | 600 |  | ns |
| Hold Time for START Condition | thD:STA |  | 600 |  | ns |
| SCL Pulse-Width Low | tLow |  | 130 |  | ns |
| SCL Pulse-Width High | tHIGH |  | 600 |  | ns |
| Data Setup Time | tSU:DAT |  | 100 |  | ns |
| Data Hold Time | thD:DAT |  | 0 | 70 | ns |
| SCL Rise Time | trCL |  | $\begin{gathered} 20+0.1 \\ \times C_{B} \end{gathered}$ | 300 | ns |
| SCL Fall Time | tFCL |  | $\begin{gathered} 20+0.1 \\ \times C_{B} \end{gathered}$ | 300 | ns |
| SDA Rise Time | trDA |  | $\begin{gathered} 20+0.1 \\ \times C_{B} \end{gathered}$ | 300 | ns |
| SDA Fall Time | tFDA |  | $\begin{gathered} 20+0.1 \\ \times C_{B} \end{gathered}$ | 300 | ns |

## Dual, 10-Bit, Programmable, 30mA High-Output-Current DAC

## ELECTRICAL CHARACTERISTICS (continued)

$\left(V_{D D}=+2.7 \mathrm{~V}\right.$ to $+5.25 \mathrm{~V}, G N D=0, \mathrm{~V}_{\text {REFIN }}=+1.25 \mathrm{~V}$, internal reference, RFSADJ_ $=20 \mathrm{k} \Omega$; compliance voltage $=\left(\mathrm{V}_{\mathrm{DD}}-0.6 \mathrm{~V}\right)$, $V_{S C L K / S C L}=0, T_{A}=-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$, unless otherwise noted. Typical values are at $\mathrm{V}_{\mathrm{DD}}=+3.0 \mathrm{~V}$ and $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$.) (Note 1)

| PARAMETER | SYMBOL | CONDITIONS | MIN | TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Bus Free Time Between a STOP and START Condition | tBuF |  | 1.3 |  |  | $\mu \mathrm{s}$ |
| Setup Time for STOP Condition | tSu:STO |  | 160 |  |  | ns |
| Maximum Capacitive Load for Each Bus Line | Св |  |  | 400 |  | pF |
| SPI TIMING CHARACTERISTICS (Figure 6) |  |  |  |  |  |  |
| SCLK Clock Period | tcP |  | 100 |  |  | ns |
| SCLK Pulse-Width High | tch |  | 40 |  |  | ns |
| SCLK Pulse-Width Low | tCL |  | 40 |  |  | ns |
| $\overline{\text { CS }}$ Fall to SCLK Rise Setup Time | tcss |  | 25 |  |  | ns |
| SCLK Rise to $\overline{\mathrm{CS}}$ Rise Hold Time | tcse |  | 50 |  |  | ns |
| DIN Setup Time | tDS |  | 40 |  |  | ns |
| DIN Hold Time | tDH |  | 0 |  |  | ns |
| SCLK Fall to DOUT Transition | tDO1 | CLOAD $=30 \mathrm{pF}$ |  |  | 40 | ns |
| $\overline{\mathrm{CS}}$ Fall to DOUT Enable | tCSE | CLOAD $=30 \mathrm{pF}$ |  |  | 40 | ns |
| $\overline{\mathrm{CS}}$ Rise to DOUT Disable | tCSD | CLOAD $=30 \mathrm{pF}$ |  |  | 40 | ns |
| SCLK Rise to $\overline{\mathrm{CS}}$ Fall Delay | tCSo |  | 50 |  |  | ns |
| $\overline{\text { CS }}$ Rise to SCLK Rise Hold Time | tCS1 |  | 40 |  |  | ns |
| $\overline{\mathrm{CS}}$ Pulse-Width High | tcsw |  | 100 |  |  | ns |
| SPI TIMING CHARACTERISTICS FOR DAISY CHAINING (Figure 6) |  |  |  |  |  |  |
| SCLK Clock Period | tcP |  | 200 |  |  | ns |
| SCLK Pulse-Width High | tch |  | 80 |  |  | ns |
| SCLK Pulse-Width Low | tCL |  | 80 |  |  | ns |
| $\overline{\text { CS }}$ Fall to SCLK Rise Setup Time | tCSS |  | 25 |  |  | ns |
| SCLK Rise to $\overline{\mathrm{CS}}$ Rise Hold Time | tcSH |  | 50 |  |  | ns |
| DIN Setup Time | tDS |  | 40 |  |  | ns |
| DIN Hold Time | tD |  | 0 |  |  | ns |
| SCLK Fall to DOUT Transition | tDO1 | CLOAD $=30 \mathrm{pF}$ |  |  | 40 | ns |
| $\overline{\text { CS Fall to DOUT Enable }}$ | tCSE | CLOAD $=30 \mathrm{pF}$ |  |  | 40 | ns |
| $\overline{\mathrm{CS}}$ Rise to DOUT Disable | tCSD | CLOAD $=30 \mathrm{pF}$ |  |  | 40 | ns |
| SCLK Rise to $\overline{\mathrm{CS}}$ Fall Delay | tcso |  | 50 |  |  | ns |
| $\overline{\text { CS }}$ Rise to SCLK Rise Hold Time | tCS1 |  | 40 |  |  | ns |
| $\overline{\overline{C S}}$ Pulse-Width High | tcsw |  | 100 |  |  | ns |

Note 1: $100 \%$ production tested at $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$. Limits over temperature are guaranteed by design.
Note 2: INL linearity is guaranteed from code 60 to code 1024.
Note 3: Connect a resistor from FSADJ_ to GND to adjust the full-scale current. See the Reference Architecture and Operation section.
Note 4: Settling time is measured from ( $0.25 \times$ full scale) to ( $0.75 \times$ full scale).
Note 5: The device draws higher supply current when the digital inputs are driven with voltages between (VDD - 0.5 V ) and (GND + 0.5 V ). See the Supply Current vs. Digital Input Voltage graph in the Typical Operating Characteristics.

# Dual, 10-Bit, Programmable, 30mA High-Output-Current DAC 

Typical Operating Characteristics
$\left(\mathrm{V}_{\mathrm{DD}}=+3.0 \mathrm{~V}, \mathrm{GND}=0, \mathrm{~V}\right.$ REFIN $=+1.25 \mathrm{~V}$, internal reference, RFSADJ_ $=20 \mathrm{k} \Omega, \mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$. unless otherwise noted $)$.


## Dual, 10-Bit, Programmable, 30mA High-Output-Current DAC

$\left(V_{D D}=+3.0 \mathrm{~V}, G N D=0, \mathrm{~V}_{\text {REFIN }}=+1.25 \mathrm{~V}\right.$, internal reference, RFSADJ_ $=20 \mathrm{k} \Omega, \mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$. unless otherwise noted).


SHUTDOWN CURRENT vs. TEMPERATURE


SHUTDOWN CURRENT
vs. SUPPLY VOLTAGE


INTERNAL REFERENCE VOLTAGE vs. SUPPLY VOLTAGE


INTERNAL REFERENCE VOLTAGE vs. TEMPERATURE


# Dual, 10-Bit, Programmable, 30mA High-Output-Current DAC 

Typical Operating Characteristics (continued)
$\left(\mathrm{V}_{\mathrm{DD}}=+3.0 \mathrm{~V}, \mathrm{GND}=0, \mathrm{~V}_{\text {REFIN }}=+1.25 \mathrm{~V}\right.$, internal reference, $\mathrm{R}_{\text {FSADJ_ }}=20 \mathrm{k} \Omega, \mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$. unless otherwise noted $)$.



SUPPLY CURRENT
vs. DIGITAL INPUT VOLTAGE



Iout vs. VOUT


# Dual, 10-Bit, Programmable, 30mA High-Output-Current DAC 

Pin Description

| PIN | NAME | FUNCTION |
| :---: | :---: | :---: |
| 1 | SCLK/SC | Serial Clock Input. Connect SCL to V ${ }_{\text {DD }}$ through a $2.4 \mathrm{k} \Omega$ resistor in I2C mode. |
| 2 | DIN/SDA | Serial Data Input. Connect SDA to VDD through a $2.4 \mathrm{k} \Omega$ resistor in I2C mode. |
| 3 | $\overline{\mathrm{CS}} / \mathrm{AO}$ | Chip-Select Input in SPI Mode/Address Select 0 in I2C Mode. $\overline{\mathrm{CS}}$ is an active-low input. Connect A0 to VDD or GND to set the device address in I2C mode. |
| 4 | SPI/I2C | SPI/ $\overline{/ 2 \mathrm{C}}$ Select Input. Connect $\mathrm{SPI} / \overline{/ 2 \mathrm{C}}$ to $\mathrm{V}_{\mathrm{DD}}$ to select SPI mode, or connect $\mathrm{SPI} / \overline{/ 2 \mathrm{C}}$ to GND to select ${ }^{2} \mathrm{C}$ mode. |
| 5 | DOUT/A1 | Serial Data Output in SPI Mode/Address Select 1 in I2C Mode. Use DOUT to daisy chain the MAX5550 to other devices or to read back in SPI mode. The digital data is clocked out on SCLK's falling edge. Connect A1 to VDD or GND to set the device address in I2C mode. |
| 6,13,15 | N.C. | No Connection. Leave unconnected or connect to GND. |
| 7 | REFIN | Reference Input. Drive REFIN with an external reference source between +0.5 V and +1.5 V . Leave REFIN unconnected in internal reference mode. Bypass with a $0.1 \mu \mathrm{~F}$ capacitor to GND as close to the device as possible. |
| 8,16 | GND | Ground |
| 9 | OUTB | DACB Output. OUTB provides up to 30 mA of output current. |
| 10 | FSADJB | DACB Full-Scale Adjust Input. For maximum full-scale output current, connect a $20 \mathrm{k} \Omega$ resistor between FSADJB and GND. For minimum full-scale current, connect a $40 \mathrm{k} \Omega$ resistor between FSADJB and GND. |
| 11 | FSADJA | DACA Full-Scale Adjust Input. For maximum full-scale output current, connect a $20 \mathrm{k} \Omega$ resistor between FSADJA and GND. For minimum full-scale current, connect a $40 \mathrm{k} \Omega$ resistor between FSADJA and GND. |
| 12 | OUTA | DACA Output. OUTA provides up to 30mA of output current. |
| 14 | VDD | Power Supply Input. Connect $\mathrm{V}_{\mathrm{DD}}$ to $\mathrm{a}+2.7$ to +5.25 V power supply. Bypass $\mathrm{V}_{\mathrm{DD}}$ to GND with a $0.1 \mu \mathrm{~F}$ capacitor as close to the device as possible. |

## Detailed Description

## Architecture

The MAX5550 10-bit, dual current-steering DAC (see the Functional Diagram) operates with DAC update rates up to 10Msps in SPI mode and 400ksps in ${ }^{2} \mathrm{C}$ mode. The converter consists of a 16-bit shift register and input DAC registers, followed by a current-steering array. The current-steering array generates full-scale currents up to 30 mA per DAC. An integrated +1.25 V bandgap reference, control amplifier, and an external resistor determine each data converter's full-scale output range.

## Reference Architecture and Operation

The MAX5550 provides an internal +1.25V bandgap reference or accepts an external reference voltage source between +0.5 V and +1.5 V . REFIN serves as the input for an external low-impedance reference source. Leave REFIN unconnected in internal reference mode. Internal or external reference mode is software selectable through the $\mathrm{SPI} / \mathrm{I}^{2} \mathrm{C}$ serial interface.
The MAX5550's reference circuit (Figure 1) employs a control amplifier to regulate the full-scale current (IFS)
for the current outputs of the DAC. This device has a software-selectable full-scale current range (see the command summary in Table 4). After selecting a current range, an external resistor (RFSADJ_) sets the fullscale current. See Table 1 for a matrix of IFS and RFSADJ selections.
During startup, when the power is first applied, the MAX5550 defaults to the external reference mode, and to the $1 \mathrm{~mA}-2 \mathrm{~mA}$ full-scale current-range mode.

DAC Data
The 10-bit DAC data is decoded as offset binary, MSB first, with 1 LSB = IFS / 1024, and converted into the corresponding current as shown in Table 2.

## Serial Interface

The MAX5550 features a pin-selectable SPI/I2C serial interface. Connect SPI//2C to GND to select ${ }^{2} \mathrm{C}$ mode, or connect SPI//2C to VDD to select SPI mode. SDA and SCL ( ${ }^{2} \mathrm{C}$ mode) and DIN, SCLK, and $\overline{\mathrm{CS}}$ (SPI mode) facilitate communication between the MAX5550 and the master. The serial interface remains active in shutdown.

# Dual, 10-Bit, Programmable, 30mA High-Output-Current DAC 

## I2C Compatibility (SPI/I2C $=$ GND)

The MAX5550 is compatible with existing ${ }^{2} \mathrm{C}$ systems (Figure 2). SCL and SDA are high-impedance inputs; SDA has an open-drain output that pulls the data line low during the ninth clock pulse. SDA and SCL require pullup resistors ( $2.4 \mathrm{k} \Omega$ or greater) to VDD. Optional resistors $(24 \Omega)$ in series with SDA and SCL protect the device inputs from high-voltage spikes on the bus lines. Series resistors also minimize crosstalk and undershoot of the bus signals. The communication protocol supports standard $\mathrm{I}^{2} \mathrm{C} 8$-bit communications. The device's address is compatible with 7 -bit ${ }^{2} \mathrm{C}$ addressing protocol only. Ten-bit address formats are not supported. Only write commands are accepted by the MAX5550.
Note: ${ }^{2}{ }^{2} \mathrm{C}$ readback is not supported.

Bit Transfer
One data bit transfers during each SCL rising edge. The MAX5550 requires nine clock cycles to transfer data into or out of the DAC register. The data on SDA must remain stable during the high period of the SCL clock pulse. Changes in SDA while SCL is high are read as control signals (see the START and STOP Conditions section). Both SDA and SCL idle high.

## START and STOP Conditions

The master initiates a transmission with a START condition (S), (a high-to-low transition on SDA with SCL high). The master terminates a transmission with a STOP condition ( P ), (a low-to-high transition on SDA while SCL is high) (Figure 3). A START condition from the master signals the beginning of a transmission to the MAX5550. The master terminates transmission by issuing a STOP condition. The STOP condition frees the bus. If a repeated START condition $\left(S_{r}\right)$ is generated instead of a STOP condition, the bus remains active.

## Table 1. Full-Scale Output Current and RFSADJ_ Selection Based on a +1.25V (typ) Reference Voltage

| FULL-SCALE OUTPUT CURRENT (mA) |  |  |  |  |  | RFSADJ (k $\boldsymbol{*}$ ) |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $1 \mathrm{~mA}-2 \mathrm{~mA}$ | $1.5 \mathrm{~mA}-3 \mathrm{~mA}$ | $2.5 \mathrm{~mA}-5 \mathrm{~mA}$ | $4.5 \mathrm{~mA}-9 \mathrm{~mA}$ | $8 \mathrm{~mA}-16 \mathrm{~mA}$ | $15 \mathrm{~mA}-30 \mathrm{~mA}$ | Calculated | $1 \%$ EIA Std |
| 1.00 | 1.500 | 2.500 | 4.500 | 8.00 | 15.00 | 40 | 40.2 |
| 1.25 | 1.875 | 3.125 | 5.625 | 10.00 | 18.75 | 35 | 34.8 |
| 1.50 | 2.250 | 3.750 | 6.750 | 12.00 | 22.50 | 30 | 30.1 |
| 1.75 | 2.625 | 4.375 | 7.875 | 14.00 | 26.25 | 25 | 24.9 |
| 2.00 | 3.000 | 5.000 | 9.000 | 16.00 | 30.00 | 20 | 20.0 |

*See the command summary in Table 4.
Table 2. DAC Output Code Table


Figure 1. Reference Architecture and Output Current Adjustment

| DAC CODE | lout_ |
| :---: | :---: |
| 1111111111 | $1023 \times \frac{I_{\text {FS }}}{1024}-\left\|\left.\right\|_{\text {OS }}\right\|$ |
| 1000000000 | $1023 \times \frac{I_{F S}}{1024}-\left\|\left.\right\|_{\mathrm{OS}}\right\|$ |
| $0000000001^{*}$ | $1023 \times \frac{I_{\mathrm{FS}}}{1024}-\left\|\left.\right\|_{\mathrm{OS}}\right\|$ |
| 0000000000 | 0 |

*Negative output current values $=0$

## Dual, 10-Bit, Programmable, 30mA High-Output-Current DAC



Figure 2. ${ }^{2}$ C C Serial-Interface Timing Diagram

## Early STOP Conditions

The MAX5550 recognizes a STOP condition at any point during transmission except if a STOP condition occurs in the same high pulse as a START condition (Figure 4). This condition is not allowed in the $I^{2} \mathrm{C}$ format.

## Repeated START Conditions

A repeated START $\left(\mathrm{S}_{\mathrm{r}}\right)$ condition is used when the bus master is writing to several ${ }^{12} \mathrm{C}$ devices and does not want to relinquish control of the bus. The MAX5550's serial interface supports continuous write operations with an $\mathrm{S}_{r}$ condition separating them.

## Acknowledge Bit (ACK)

Successful data transfers are acknowledged with an acknowledge bit (ACK). Both the master and the MAX5550 (slave) generate acknowledge bits. To generate an acknowledge, the receiving device must pull SDA low before the rising edge of the acknowledgerelated clock pulse (ninth pulse) and keep it low during the high period of the clock pulse (Figure 5).
Monitoring the acknowledge bits allows for detection of unsuccessful data transfers. An unsuccessful data transfer happens if a receiving device is busy or if a system fault has occurred. In the event of an unsuccessful data transfer, the master should reattempt communication at a later time.


Figure 3. START and STOP Conditions


Figure 4. Early STOP Conditions

## Dual, 10-Bit, Programmable, 30mA High-Output-Current DAC



Figure 5. Acknowledge Condition
Table 3. Write Operation

|  | S <br>  <br>  <br> $A$ <br> $R$ <br> T | ADDRESS BYTE |  |  |  |  |  |  |  | COMMAND/DATA BYTE |  |  |  |  |  |  |  |  | DATA BYTE |  |  |  |  |  |  |  |  | S |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Master SDA | S | 0 | 1 | 1 | 0 | 0 | A1 | AO | 0 | C5 | C4 | C3 | C2 | C1 | CO | D9 | D8 |  | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 |  | P |
| Slave SDA |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  | A C K |  |  |  |  |  |  |  |  | A <br> C <br> K |  |

*Read operation not supported.

## Slave Address

A master initiates communication with a slave device by issuing a START condition followed by a slave address (see Table 3). The slave address consists of 7 address bits and a read/write bit $(\mathrm{R} / \overline{\mathrm{W}})$. When idle, the device continuously waits for a START condition followed by its slave address. When the device recognizes its slave address, it acquires the data and executes the command. The first 5 bits (MSBs) of the slave address have been factory programmed and are always 01100. Connect A1 and A0 to VDD or GND to program the remaining 2 bits of the slave address. Set the least significant bit (LSB) of the address byte ( $\mathrm{R} / \overline{\mathrm{W}}$ ) to zero to write to the MAX5550. After receiving the address, the MAX5550 (slave) issues an acknowledge by pulling SDA low for one clock cycle. ${ }^{2} \mathrm{C}$ read commands ( $R / \bar{W}=1$ ) are not acknowledged by the MAX5550.

## Write Cycle

 The write command requires 27 clock cycles. In write mode ( $R \bar{W}=0$ ), the command/data byte that follows the address byte controls the MAX5550 (Table 3). The registers update on the rising edge of the 26th SCLpulse. Prematurely aborting the write cycle does not update the DAC. See Table 4 for a command summary.

## SPI Compatibility (SPI/I2C $=V_{D D}$ )

The MAX5550 is compatible with the 3 -wire SPI serial interface (Figure 6). This interface mode requires three inputs: chip-select ( $\overline{\mathrm{CS}}$ ), data clock (SCLK), and data in (DIN). Drive $\overline{C S}$ low to enable the serial interface and clock data synchronously into the shift register on each SCLK rising edge.
The MAX5550 requires 16 clock cycles to clock in 6 command bits (C5-C0) and 10 data bits (D9-D0) (Figure 7). After loading data into the shift register, drive $\overline{C S}$ high to latch the data into the appropriate DAC register and disable the serial interface. Keep $\overline{C S}$ low during the entire serial data stream to avoid corruption of the data. See Table 4 for a command summary.

## Shutdown Mode

The MAX5550 has a software shutdown mode that reduces the supply current to less than $1 \mu \mathrm{~A}$. Shutdown mode disables the DAC outputs. The serial interface remains active in shutdown. This provides the flexibilty to update the registers while in shut down. Recycling the power supply resets the device to the default settings.

## Dual, 10-Bit, Programmable, 30mA High-Output-Current DAC



Figure 6. SPI-Interface Timing Diagram


Figure 7. SPI-Interface Format

## Applications Information <br> Daisy Chaining (SPI/I2C = VDD)

In standard SPI-/QSPITM_/MICROWIRE ${ }^{\text {TM }}$-compatible systems, a microcontroller ( $\mu \mathrm{C}$ ) communicates with its slave devices through a 3- or 4-wire serial interface. The typical interface includes a chip-select signal ( $\overline{\mathrm{CS}}$ ), a serial clock (SCLK), a data input signal (DIN), and sometimes a data signal output (DOUT). In this system, the $\mu \mathrm{C}$ allots an independent slave-select signal ( $\overline{\mathrm{SS}}$ ) to each slave device so that they can be addressed individually. Only the slaves with their $\overline{\mathrm{CS}}$ inputs asserted low acknowledge and respond to the activity on the serial clock and data lines. This is simple to implement when there are very few slave devices in the system. An alternative method is daisy chaining. Daisy
chaining, in serial-interface applications, is the method of propagating commands through devices connected in series (see Figure 8).
Daisy chain devices by connecting the DOUT of one device to the DIN of the next. Connect the SCLK of all devices to a common clock and connect the $\overline{\mathrm{CS}}$ of all devices to a common slave-select line. Data shifts out of DOUT 16.5 clock cycles after it is shifted into DIN on the falling edge of SCLK. In this configuration, the $\mu \mathrm{C}$ only needs three signals ( $\overline{\mathrm{SS}}, \mathrm{SCK}$, and MOSI) to control all of the slaves in the network. The SPI-/QSPI-/MICROWIREcompatible serial interface normally works at up to 10 MHz , but must be slowed to 5 MHz if daisy chaining. DOUT is high impedance when $\overline{\mathrm{CS}}$ is high.

QSPI is a trademark of Motorola, Inc.
MICROWIRE is a trademark of National Semiconductor Corp.

## Dual, 10-Bit, Programmable, 30mA High-Output-Current DAC

## Table 4. Command Summary

| SERIAL DATA INPUT |  |  |  |  |  |  | FUNCTIONS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| C5 | C4 | C3 | C2 | C1 | C0 | D9-D0 |  |
| 0 | 0 | 0 | 0 | 0 | 0 | XXXXXXXXXX | No operation. |
| 0 | 0 | 0 | 0 | 0 | 1 | 10-bit DAC data | Load DAC data to both DAC registers and both input registers from the shift register. |
| 0 | 0 | 0 | 0 | 1 | 0 | 10-bit DAC data | Load DAC register A and input register A from the shift register. |
| 0 | 0 | 0 | 0 | 1 | 1 | 10-bit DAC data | Load DAC register B and input register B from the shift register. |
| 0 | 0 | 0 | 1 | 0 | 0 | 10-bit DAC data | Load both channel input registers from the shift register, both DAC registers are unchanged. |
| 0 | 0 | 0 | 1 | 0 | 1 | 10-bit DAC data | Load input register A from the shift register; DAC register A is unchanged. |
| 0 | 0 | 0 | 1 | 1 | 0 | 10-bit DAC data | Load input register B from the shift register; DAC register B is unchanged. |
| 0 | 0 | 0 | 1 | 1 | 1 | XXXXXXXXXX | Update both DAC registers from their corresponding input registers. |
| 0 | 0 | 1 | 0 | 0 | 1 | XXXXXXXXXX | Update DAC register A from input register A. |
| 0 | 0 | 1 | 0 | 1 | 0 | XXXXXXXXXX | Update DAC register B from input register B. |
| 0 | 0 | 1 | 0 | 1 | 1 | XXXXXXXXXX | Internal reference mode. |
| 0 | 0 | 1 | 1 | 0 | 0 | XXXXXXXXXX | External reference mode (default mode at power-up). |
| 0 | 0 | 1 | 1 | 0 | 1 | XXXXXXXXXX | Shut down both DACs. |
| 0 | 0 | 1 | 1 | 1 | 0 | XXXXXXXXXX | Shut down DACA. |
| 0 | 0 | 1 | 1 | 1 | 1 | XXXXXXXXXX | Shut down DACB. |
| 0 | 1 | 0 | 0 | 0 | 0 | XXXXXXXXXX | DACA 1mA-2mA full-scale current range mode (default mode at power-up) |
| 0 | 1 | 0 | 0 | 0 | 1 | XXXXXXXXXX | DACA 1.5mA-3mA full-scale current range mode. |
| 0 | 1 | 0 | 0 | 1 | 0 | XXXXXXXXXX | DACA $2.5 \mathrm{~mA}-5 \mathrm{~mA}$ full-scale current range mode. |
| 0 | 1 | 0 | 0 | 1 | 1 | XXXXXXXXXX | DACA $4.5 \mathrm{~mA}-9 \mathrm{~mA}$ full-scale current range mode. |
| 0 | 1 | 0 | 1 | 0 | 0 | XXXXXXXXXX | DACA 8mA-16mA full-scale current range mode. |
| 0 | 1 | 0 | 1 | 0 | 1 | XXXXXXXXXX | DACA $15 \mathrm{~mA}-30 \mathrm{~mA}$ full-scale current range mode. |
| 1 | 0 | 1 | 1 | 0 | 1 | XXXXXXXXXX | Power up both DACs. |
| 1 | 0 | 1 | 1 | 1 | 0 | XXXXXXXXXX | Power up DACA. |
| 1 | 0 | 1 | 1 | 1 | 1 | XXXXXXXXXX | Power up DACB. |
| 1 | 1 | 0 | 0 | 0 | 0 | XXXXXXXXXX | DACB 1mA-2mA full-scale current range mode (default mode at power-up) |
| 1 | 1 | 0 | 0 | 0 | 1 | XXXXXXXXXX | DACB 1.5mA-3mA full-scale current range mode. |
| 1 | 1 | 0 | 0 | 1 | 0 | XXXXXXXXXX | DACB $2.5 \mathrm{~mA}-5 \mathrm{~mA}$ full-scale current range mode. |
| 1 | 1 | 0 | 0 | 1 | 1 | XXXXXXXXXX | DACB 4.5mA-9mA full-scale current range mode. |
| 1 | 1 | 0 | 1 | 0 | 0 | XXXXXXXXXX | DACB 8mA-16mA full-scale current range mode. |
| 1 | 1 | 0 | 1 | 0 | 1 | XXXXXXXXXX | DACB $15 \mathrm{~mA}-30 \mathrm{~mA}$ full-scale current range mode. |

## Dual, 10-Bit, Programmable, 30mA High-Output-Current DAC



Figure 8. Daisy-Chain Configuration

Power Sequencing
Ensure that the voltage applied to REFIN does not exceed $V_{D D}$ at any time. If proper power sequencing is not possible, connect an external Schottky diode between REFIN and VDD to ensure compliance with the absolute maximum ratings.

Power-Supply Bypassing and Ground Management
Digital or AC transient signals on GND create noise at the analog output. Return GND to the highest quality ground plane available. For extremely noisy environments, bypass REFIN and $V_{D D}$ to GND with $1 \mu \mathrm{~F}$ and $0.1 \mu \mathrm{~F}$ capacitors with the $0.1 \mu \mathrm{~F}$ capacitor as close to the device as possible. Careful PC board ground layout minimizes crosstalk between the DAC outputs and digital inputs.

Pin Configuration


Chip Information
PROCESS: BiCMOS

# Dual, 10-Bit, Programmable, 30mA High-Output-Current DAC 

Package Information
(The package drawing(s) in this data sheet may not reflect the most current specifications. For the latest package outline information, go to www.maxim-ic.com/packages.)


Maxim cannot assume responsibility for use of any circuitry other than circuitry entirely embodied in a Maxim product. No circuit patent licenses are implied. Maxim reserves the right to change the circuitry and specifications without notice at any time.

