

## 300Msps, 12-Bit DAC with Complementary Voltage Outputs

$\qquad$ General Description
The MAX555 is an advanced, monolithic, 12 -bit digital-to-analog converter (DAC) with complementary $50 \Omega$ outputs. Fabricated using an oxide-isolated bipolar process, the MAX555 is designed for signal-reconstruction applications at an output update rate of 300 Msps . It incorporates an analog multiplying function with 10 MHz useable input bandwidth. The voltage-output DAC uses precision laser trimming to achieve 12-bit accuracy with $\pm 1 / 2$ LSB integral and differential linearity $( \pm 0.012 \%$ FS). Absolute gain error is a low $1 \%$ of full scale. Full-scale transitions occur in less than 0.5 ns . Internal registers and a unique decoder reduce glitching and allow the MAX555 to achieve precise RF performance with over 73 dBc of spurious-free dynamic range at 50 Msps with fout $=3.1 \mathrm{MHz}$, or 62 dBc at 300 Msps with fout $=18.6 \mathrm{MHz}$.
The MAX555 operates from a single -5.2 V supply and dissipates 980 mW (nominal). It comes in a 68 -pin thermally enhanced PLCC package capable of accepting a heatsink.

## Applications

Direct Digital Synthesis
Arbitrary Waveform Generation
HDTV/High-Resolution Graphics
Instrumentation
Communications Local Oscillators
Automated Tester Applications

Features

- 12-Bit Resolution
- $\pm 1 / 2$ LSB Integral and Differential Nonlinearity
- Capable of 300Msps Min Update Rate
- Complementary $50 \Omega$ Outputs
- Multiplying Reference Input
- Low Glitch Energy (5.6pVs)
- Single -5.2V Power Supply
- On-Chip Data Registers
- ECL-Compatible Inputs with Differential Clock


## Ordering Information

| PART | TEMP. RANGE | PIN-PACKAGE |
| :---: | :--- | :--- |
| MAX555CQK | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | 68 Thermally <br> Enhanced PLCC |

Pin Configuration appears at end of data sheet.
$\qquad$


2MAXINM
Call toll free 1-800-998-8800 for literature.

## 300Msps, 12-Bit DAC with Complementary Voltage Outputs

## ABSOLUTE MAXIMUM RATINGS

| Analog Supply Voltage (AVEE) .............................-7V to +0.3 V |  |
| :---: | :---: |
| Digital Supply Voltage (DVEE) ..............................-7V to +0.3V |  |
| Digital Input Voltage (D0-D11)...............................-5.5V to 0V |  |
| Reference Input Voltage (VIN) .............................. 0 V to +1.25V |  |
| Reference Input Current............................... 0 mA to +1.56 mA |  |
| Output Compliance Voltage (VOC)...................-1.25V to +1.0V |  |
| Ouput | -25V |


| Continuous Power Dissipation $\left(\mathrm{T}_{A}=+70^{\circ} \mathrm{C}\right)$(without additional heatsink) .................................1.3WOperating Temperature Range................... $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ |
| :---: |
|  |  |
|  |  |
|  |  |
|  |  |

Note 1: Typical thermal resistance, junction-to-case $R_{\theta J C}=28^{\circ} \mathrm{C} / \mathrm{W}$. See Package Information.
Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

## ELECTRICAL CHARACTERISTICS

$\left(A V_{E E}=D V_{E E}=-5.2 \mathrm{~V}, \mathrm{~V}_{\text {REF }}=1.000 \mathrm{~V}, \mathrm{~T}_{\text {MIN }}\right.$ to $\mathrm{T}_{\mathrm{MAX}}=0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$, unless otherwise noted.) (Note 2.)

| PARAMETER | SYMBOL | CONDITIONS |  | MIN | TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| DC ACCURACY |  |  |  |  |  |  |  |
| Differential Linearity Error | DLE1 | $V_{\text {REF }}=1.000 \mathrm{~V}$, current out, into virtual ground, end-point linearity | VOUT | -0.012 | $\pm 0.003$ | 0.012 | \% Full Scale |
|  | DLE2 |  | VOUT | -0.05 | $\pm 0.01$ | 0.05 |  |
| Integral Linearity Error | ILE1 | $\mathrm{V}_{\text {REF }}=1.000 \mathrm{~V}$, current out, into virtual ground, end-point linearity | VOUT | -0.012 | $\pm 0.006$ | 0.012 | \% Full <br> Scale |
|  | ILE2 |  | VOUT | -0.05 | $\pm 0.01$ | 0.05 |  |
| Absolute Gain Error | EG | VREF $=1.000 \mathrm{~V}$, voltage out, $\overline{\mathrm{VOUT}} / \mathrm{VIN}$ (Note 3) |  | -1.0 | $\pm 0.2$ | 1.0 | \% Full Scale |
| 12-Bit Monotonicity |  |  |  | Guaranteed |  |  |  |
| Output Offset Current | los | $\text { D0-D11 = logic } 1, V_{\text {REF }}=1.000 \mathrm{~V} \text {, }$ measured at VOUT |  |  | 40 | 100 | $\mu \mathrm{A}$ |
| Output Leakage Current | ILEAK | $\text { D0-D11 }=\operatorname{logic} 0, V_{R E F}=0 \mathrm{~V},$measured at VOUT |  |  | 3 | 50 | $\mu \mathrm{A}$ |
| TIME-DOMAIN PERFORMANCE (Note 4) |  |  |  |  |  |  |  |
| Fall Time | tFALL | 90\% to $10 \%, \mathrm{~T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$ |  |  | 510 |  | ps |
| Rise Time | trise | 10\% to $90 \%, \mathrm{~T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$ |  |  | 450 |  | ps |
| Glitch Energy |  | Major carry, $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$ |  |  | 5.6 |  | pVs |
| Settling Time |  | $\pm 0.1 \%$ FSR |  |  | 4 |  | ns |
|  |  | $\pm 0.024 \%$ FSR, 1LSB change |  |  | 15 |  |  |
| DYNAMIC PERFORMANCE (Notes 4, 5) |  |  |  |  |  |  |  |
| Spurious-Free Dynamic Range |  | fout $=5 \mathrm{MHz}, \mathrm{fcLK}=50 \mathrm{MHz}$ |  |  | 70 |  | dBc |
|  |  | fout $=10 \mathrm{MHz}, \mathrm{fCLK}=50 \mathrm{MHz}$ |  |  | 70 |  |  |
|  |  | fout $=20 \mathrm{MHz}, \mathrm{fCLK}=100 \mathrm{MHz}$ |  |  | 65 |  |  |
|  |  | fout $=30 \mathrm{MHz}, \mathrm{fCLK}=100 \mathrm{MHz}$ |  |  | 60 |  |  |
|  |  | fout $=30 \mathrm{MHz}$, fCLK $=200 \mathrm{MHz}$ |  |  | 56 |  |  |
|  |  | fout $=40 \mathrm{MHz}, \mathrm{fCLK}=200 \mathrm{MHz}$ |  |  | 53 |  |  |
|  |  | fout $=40 \mathrm{MHz}, \mathrm{fCLK}=250 \mathrm{MHz}$ |  |  | 52 |  |  |
|  |  | fout $=50 \mathrm{MHz}, \mathrm{fCLK}=250 \mathrm{MHz}$ |  |  | 51 |  |  |
|  |  | fout $=40 \mathrm{MHz}, \mathrm{fCLK}=300 \mathrm{MHz}$ |  |  | 52 |  |  |
|  |  | fout $=50 \mathrm{MHz}$, fCLK $=300 \mathrm{MHz}$ |  |  | 51 |  |  |
| Output Noise |  | Bits 0-11 high, $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$ |  |  | 10.6 |  | $\frac{\mathrm{nV}}{\sqrt{\mathrm{Hz}}}$ |

# 300Msps, 12-Bit DAC with Complementary Voltage Outputs 

## ELECTRICAL CHARACTERISTICS (continued)

( $\mathrm{A} \mathrm{V}_{\mathrm{EE}}=\mathrm{DV}_{\mathrm{EE}}=-5.2 \mathrm{~V}, \mathrm{~V}_{\mathrm{REF}}=1.000 \mathrm{~V}$, $\mathrm{T}_{\text {MIN }}$ to $\mathrm{T}_{\mathrm{MAX}}=0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$, unless otherwise noted.) (Note 2.)

| PARAMETER | SYMBOL | CONDITIONS | MIN | TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| DIGITAL INPUTS |  |  |  |  |  |  |
| Input Current, Logic High | IIH | $\mathrm{V}_{\mathrm{IH}}=-0.75 \mathrm{~V}$ |  | 10 | 200 | $\mu \mathrm{A}$ |
| Input Current, Logic Low | IIL | $\mathrm{V}_{\mathrm{IL}}=-1.95 \mathrm{~V}$ |  | 1 | 2 | $\mu \mathrm{A}$ |
| Logic "1" Voltage | $\mathrm{V}_{\mathrm{IH}}$ |  | -1.1 | -0.75 | 0 | V |
| Logic "0" Voltage | VIL |  | -2.0 | -1.95 | -1.48 | V |
| DIGITAL TIMING |  |  |  |  |  |  |
| Data Update Rate | $\mathrm{f}_{\mathrm{D}}$ | Minimum data rate = DC (Note 6) | 300 |  |  | MHz |
| Data-to-Clock Setup Time | tsu | Bypass = 0, clocked mode (Notes 4, 7) |  | 1 |  | ps |
| Data-to-Clock Hold Time | thold | Bypass = 0, clocked mode (Notes 4, 7) |  | 1.8 |  | ns |
| Clock-to-VOUT Propagation Delay | tPD3 | Bypass = 0, clocked mode (Notes 4, 7) |  | 2.0 |  | ns |
| LSBs Data-to-VOUT Propagation Delay | tPD2 | Bypass = 1, transparent mode (Notes 4, 7) |  | 1.5 |  | ns |
| MSBs Data-to-VOUT Propagation Delay | tPD1 | Bypass = 1, transparent mode (Notes 4, 7) |  | 2.1 |  | ns |
| MSBs Decode Delay | tDD | Bypass = 1, transparent mode (Notes 4, 7) |  | 600 |  | ps |
| CONTROL AMPLIFIER |  |  |  |  |  |  |
| Amplifier Input Resistance | RIN | $\mathrm{V}_{\text {REF }}=1.000 \mathrm{~V}$ | 775 | 800 | 825 | $\Omega$ |
| Multiplying Input Bandwidth | BW | -3dB |  | 10 |  | MHz |
| Open-Loop Gain | AVOL | $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$ | 3 | 20 |  | kV/V |
| Input Offset Voltage | Vos | $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$ | -250 | 0 | 250 | $\mu \mathrm{V}$ |
| OUTPUT PERFORMANCE |  |  |  |  |  |  |
| Full-Scale Output Current | IOUT | $\mathrm{V}_{\text {REF }}=1.000 \mathrm{~V}, \mathrm{RL}=0 \Omega$ | 19.0 | 20.0 | 21.0 | mA |
| Output Resistance | Rout | VOUT, VOUT | 49.5 | 50.0 | 50.5 | $\Omega$ |
| Output Capacitance | Cout | VOUT, VOUT |  | 15 |  | pF |
| POWER SUPPLIES |  |  |  |  |  |  |
| Analog Power-Supply Current | Alee | $\mathrm{AV}_{\mathrm{EE}}=\mathrm{DV}_{\mathrm{EE}}=-5.2 \mathrm{~V}$ | 30 | 46 | 60 | mA |
| Digital Power-Supply Current | DIEE | $\mathrm{AV}_{\mathrm{EE}}=\mathrm{DV}_{\mathrm{EE}}=-5.2 \mathrm{~V}$ | 110 | 150 | 190 | mA |
| Power Dissipation | PD |  |  | 0.98 | 1.3 | W |
| Package Thermal Resistance, Junction to Ambient | TJA |  |  | 28 |  | ${ }^{\circ} \mathrm{C} / \mathrm{W}$ |

Note 2: All devices are $100 \%$ production tested at $+25^{\circ} \mathrm{C}$ and are guaranteed by design for $\mathrm{T}_{\mathrm{A}}=\mathrm{T}_{\text {MIN }}$ to $\mathrm{T}_{\text {MAX }}$ as specified.
Note 3: The gain-error method of calculation is shown below:



1
where: $\mathrm{V}_{\text {REF }}=1.000 \mathrm{~V}$, RIN $=800 \Omega$, ROUT $=50 \Omega$, VMEASURE $=\overline{\mathrm{VOUT}}(\mathrm{FS})$.

Note 4: Dynamic and timing specifications are obtained from device characterization and simulation testing and are not production tested.
Note 5: Spurious-free dynamic range is measured from the fundamental frequency to any harmonic or non-harmonic spurs within the bandwidth fclk/2, unless otherwise specified
Note 6: Guaranteed by design.
Note 7: Timing definitions are detailed in Figure 2.

## 300Msps, 12-Bit DAC with Complementary Voltage Outputs

ñ
ñ
$\times$
$\times$
$\times$







$\qquad$

# 300Msps, 12-Bit DAC with Complementary Voltage Outputs 

Pin Description

| PIN | NAME | FUNCTION |
| :---: | :---: | :--- |
| 1 | BYPASS | Disables latching of data <br> when high (ECL input) |
| 2 | CLK | Data Clock (ECL input) |
| 3 | CLK | Data Clock Not (ECL input) |
| $4,56,57$, <br> 63,66 | DGND | Digital Signal Grounds |
| 5,55 | DVEE | $-5.2 V$ Digital Power Supplies |
| $10,11,12$, <br> $21-25,27$, <br> $31,36,37$, <br> $40,41,43$, <br> $45,46,61$ | N.C. | No Connection |
| 13,14 | VOUT | DAC Outputs |
| 15,16 | LGND | Ladder Grounds <br> 17,18 VOUT |
| DAC Output Complements |  |  |
| $52,49,51$, | TN | Test Node-internal test point, <br> do not connect |
| $20,29,30$, | AGND | Analog Signal Grounds <br> 48 |

## Detailed Description

Figure 1's functional diagram shows the MAX555's three major divisions: a digital section, a control-amplifier section, and a resistor-divider network. The digital section consists of a master/slave register, decoding logic, and current switches. The control-amplifier section includes a control amplifier and an array of 23 current sources divided into three groups. The resistor divider scales the currents from these groups to achieve the correct binary weighting at the output. The output of the resistor-divider network is laser trimmed to $50 \Omega$, a key feature for driving into controlled impedance transmission lines.
The first group of current sources comprises the six MSBs, D11-D6 (resulting in 15 identical, plus two binary weighted currents), which are applied directly to the output of the resistor-divider network. The second group, bits D5-D3 (three binary weighted currents), is applied to the middle of the divider network. The middle of the network divides the current seen at the output by 8 . The third group, bits D2-D0 (three additional binary weighted current sources), is applied to the input of the resistive network, dividing the current seen at the output by 64 .
Glitching is reduced by decoding the four MSBs into 15 identical current sources and synchronizing data with a master/slave register at every current switch. Data bits are transferred to the output on the positive-going edge of the clock, with the BYPASS input asserted low. In the asynchronous mode with the BYPASS input asserted high, the latches are transparent and data is transferred to the output regardless of the clock state. All digital inputs are ECL compatible. The clock input is differential.
The control amplifier forces a reference current, which is replicated in the current sources. This reference current is nominally 1.25 mA . It can be supplied by an external current source, or by an external voltage source of 1.000 V applied to the VREF input.

A reference input of $\mathrm{V}_{\text {REF }}=1.000 \mathrm{~V}$ will produce a fullscale output voltage of $\mathrm{V}_{\mathrm{FS}}=-1.000 \mathrm{~V}$, where:

VFS $=4096 / 4095 \times$ VOUT (code 0)
for the VOUT output. The output coding is summarized in Table 1.
The DAC's control amplifier has a typical open-loop voltage gain of 85 dB , and its gain-magnitude bandwidth is flat up to 10 MHz . When the control amplifier is not being used for high-speed multiplying applications, it is recommended that a $0.4 \mu \mathrm{~F}$ capacitor be connected from LBIAS to $A V_{E E}$ to increase control-amplifier stability and reduce current-source noise.

## 300Msps, 12-Bit DAC with

Complementary Voltage Outputs


Figure 1. Functional Diagram

# 300Msps, 12-Bit DAC with Complementary Voltage Outputs 

Table 1. Output Coding

| DIGITAL CODE <br> (D11-D0) | $\overline{\text { VOUT }}$ <br> (V) | VOUT <br> (V) |
| :---: | :---: | :---: |
| 000000000000 | -0.999756 | 0 |
| 000000000001 | -0.999512 | -0.000244 |
| 011111111111 | -0.500000 | -0.499756 |
| 100000000000 | -0.499756 | -0.500000 |
| 11111111111 | 0 | -0.999756 |

Timing Information
The MAX555 features a differential ECL clock input with selective transparent operation (BYPASS $=1$ ). It is possible to drive the MAX555 clock single-ended if desired by tying the $\overline{C L K}$ input to an external voltage of -1.3 V (ECL VBB). However, using a differential clock provides greater noise immunity and improved dynamic performance.
In the clocked mode (BYPASS = 0), when the clock line is low, the slave register is locked out and information on the digital inputs is permitted to enter the master register. The clock transition from low to high locks the master register in its present state and ignores further changes on the digital inputs. This transition simultaneously transfers the contents of the master register to the slave register, causing the DAC output to change.
Figure 2's timing diagram illustrates the importance of operating the MAX555 in the clocked mode. In the transparent mode (BYPASS = 1), both the master and slave registers are transparent, and changes in input data rip-
ple directly to the output. Because the four MSBs are decoded into 15 identical currents, there is a decode delay for these bits that is longer than for the eight LSBs. For the full-scale transition case shown, an intermediate output of $1 / 16$ full-scale occurs until the four MSBs are properly decoded. This decode delay seriously degrades the device's spurious performance. In addition, skew in the timing of the input data also directly appears at the DAC output, further degrading high-speed performance.
MAX555 operation in the clocked mode (BYPASS $=0$ ) with a differential clock precludes both of these potential problems and is required for high-speed operation. Since input data can only enter the master register when the clock is low (while the slave register is locked out), data-bus timing skew and the internal MSB decode delay will not appear at the DAC output. The DAC currents are switched only when the clock transitions from low to high, after the internal data stabilizes.

Layout and Power Supplies The MAX555 has separate pins for analog and digital supplies. AVEE and DVEE are connected to each other through the substrate of the IC. These potentials should be derived from the same supply to minimize voltage mismatch, which would cause substrate current flow and possible latchup. Appropriate decoupling is needed to prevent digital-section current spikes from affecting the analog section (Figure 4).
It is recommended that a multilayer PC board be used, containing a solid ground and power planes. All analog


Figure 2. Timing Diagram

# 300Msps, 12-Bit DAC with Complementary Voltage Outputs 

and digital ground pins must be connected directly to the analog ground plane at the MAX555, preferably with a "star connection" at the LGND pins (15 and 16).
High-speed ECL inputs, as well as the output from the MAX555, should employ good transmission-line techniques, with terminations close to the device pins. Separate power-supply buses for analog and digital power supplies are recommended as good general practice. Best results will be achieved by bypassing the device pins with high-quality ceramic chip capacitors connected physically close to the pins.

## Applications Information

Reference Input
The MAX555 uses an internal op-amp circuit to buffer the reference current. The input to the op amp may be driven with a 1.25 mA external current source or a 1 V external voltage reference. The reference input is the VREF pin. The input impedance to the op amp is $800 \Omega$. As shown in Figure 1, VREF/2 is brought out externally with $400 \Omega$ of impedance to the op amp. These reference inputs can be used to vary the full-scale output for high-speed multiplying applications. ROFFSET must be connected to analog ground. In addition, a $0.1 \mu \mathrm{~F}$ capacitor should be connected from VREF/2 to analog ground to reduce reference current noise.

## Outputs

The analog outputs are laser trimmed to $50 \Omega$. They can be used either as a voltage drive with $50 \Omega$ impedance, or to drive into a virtual null using a transimpedance amplifier. Greater speed is achieved driving into $50 \Omega$ loads. The differential outputs of the MAX555 may be used to drive a balun for conversion to a single-ended output, while at the same time greatly reducing the second-harmonic content of the output.

## Dynamic Performance

The Typical Operating Characteristics graphs show the MAX555's performance when used in direct digital synthesis (DDS) applications for generating RF sine waves. The first six graphs show the MAX555's spurious-free dynamic range (SFDR) for clock frequencies of 50 MHz to 300 MHz at various output frequencies. The seventh graph shows the SFDR for clock frequencies from 50 MHz to 350 MHz while producing an output frequency of about $1 / 16$ the clock frequency.
The last two graphs show the MAX555's third and second harmonic distortion while producing an output frequency of about $1 / 5$ fCLK for clock frequencies from 100 MHz to 300 MHz as a function of the reference voltage. The third harmonic content of the output can be reduced at clock frequencies below about 200 MHz by
reducing the reference voltage from its 1.000 V nominal value. At clock frequencies above about 200 MHz , the output's third harmonic content is dominated by coupling from the high-speed digital inputs to the output. Reducing the reference voltage at these high clock rates actually increases the third harmonic distortion in the output, since the carrier amplitude drops but the third harmonic level remains relatively constant.
The second harmonic distortion of the outputs is shown as a function of clock frequency and reference voltage. It is relatively constant for clock frequencies below about 200 MHz at different VREF values. As with the third harmonic distortion, however, the second harmonic distortion also increases at clock frequencies over 200MHz for lower VREF values. Minimize these effects by bypassing the MAX555 heatspreader (pins 26 and 44) to VEE with a good-quality RF chip capacitor. Reducing the swing of the input logic levels and/or decreasing the rise time of the digital signals can also improve the output's harmonic content. Combining these techniques achieves the best results. Some experimentation may be required to optimize the MAX555's performance for a particular application.
Figure 3 shows the spectrum analyzer plots of the MAX555 when used in DDS applications. These plots show the MAX555's output spectrum at clock frequencies from 50 MHz to 300 MHz while producing various output frequencies. Observing the output spectrum while adjusting the reference voltage or varying the logic levels is a sensitive method of optimizing MAX555 performance. The plots shown were obtained with a +0.75 V reference voltage with 500 mV ECL logic swings.

Typical Application Figure 4 shows a typical connection. With VOUT used to drive a $50 \Omega$ line, the unused complementary output, VOUT, should also be terminated to $50 \Omega$. A 1 V reference voltage at VREF gives a -0.5 V full-scale voltage at VOUT (when doubly terminated with $50 \Omega$ on the output). Because some loads may represent a complex impedance, be sure to match the output impedance with the load. Mismatching the impedances can cause reflections that will affect AC-performance parameters.
In all applications, the LOOPCRNT pin is always connected to AGND, and compensation capacitors are connected to pins ALTCOMPC, ALTCOMPIB, and LBIAS. The LBIAS compensation is recommended for non-multiplying applications. AC grounding the heat spreader on the package (with pins 26 and 44) reduces digital noise feedthrough and improves the MAX555's spurious performance at high data rates.

## 300Msps, 12-Bit DAC with Complementary Voltage Outputs






OUTPUT SPECTRUM
(fout $=20 \mathrm{MHz}, \mathrm{fcLK}=250 \mathrm{MHz}$ )



Measurement Conditions: $10 \mathrm{~dB} /$ div vertical display, 300 Hz video filter, TEK 2755 AP spectrum analyzer VREF $=0.75 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$, unless otherwise noted.
Figure 3. Spectrum Analyzer Plots
$\qquad$

## 300Msps, 12-Bit DAC with <br> Complementary Voltage Outputs



Figure 4. Typical Application

# 300Msps, 12-Bit DAC with Complementary Voltage Outputs 



GSGXVW
$\qquad$

## 300Msps, 12-Bit DAC with <br> Complementary Voltage Outputs



