# 256-Tap, $\mu$ PoT, Low-Drift, Digital Potentiometer 

## General Description

The MAX5402 $\mu \mathrm{PoT}^{\text {TM }}$ digital potentiometer is a 256-tap variable resistor with $10 \mathrm{k} \Omega$ total resistance in a tiny 8pin $\mu \mathrm{MAX}$ package. This device functions as a mechanical potentiometer, consisting of a fixed resistor string with a digitally controlled wiper contact. It operates from +2.7 V to +5.5 V single-supply voltages and uses an ultra-low $0.1 \mu \mathrm{~A}$ supply current. This device also provides glitchless switching between resistor taps, as well as a convenient power-on reset (POR) that sets the wiper to the midscale position at power-up. A low $5 \mathrm{ppm} /{ }^{\circ} \mathrm{C}$ ratiometric temperature coefficient makes it ideal for applications requiring low drift.
The MAX5402 serves well in applications requiring digitally controlled resistors, including adjustable voltage references and programmable gain amplifiers (PGAs). A nominal end-to-end resistor temperature coefficient of $35 \mathrm{ppm} /{ }^{\circ} \mathrm{C}$ makes this part suitable for use as a variable resistor in applications such as low-tempco adjustable gain and other circuit configurations. This device is guaranteed over the extended industrial temperature range $\left(-40^{\circ} \mathrm{C}\right.$ to $\left.+85^{\circ} \mathrm{C}\right)$.

## Applications

Mechanical Potentiometer Replacement
Low-Drift PGAs
Adjustable Voltage References

- Small Footprint, 8-Pin $\mu$ MAX Package
- Ultra-Low 100nA Supply Current
- +2.7V to +5.5V Single-Supply Operation
- 256 Tap Positions
- Low Ratiometric Temperature Coefficient 5ppm/ ${ }^{\circ} \mathrm{C}$
- Low End-to-End Resistor Temperature Coefficient 35ppm/ ${ }^{\circ} \mathrm{C}$
- Power-On Reset: Wiper Goes to Midscale (Position 128)
- Glitchless Switching Between the Resistor Taps
- 3-Wire SPI ${ }^{\text {™ }}$-Interface Compatible
- 10k $\Omega$ Resistor Value

Features

## Ordering Information

| PART | TEMP. <br> RANGE | PIN- <br> PACKAGE | R(k) $\mathbf{( k )}$ |
| :---: | :---: | :--- | :---: |
| MAX5402EUA | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | $8 \mu \mathrm{MAX}$ | 10 |

$\mu$ PoT is a trademark of Maxim Integrated Products. SPI is a trademark of Motorola, Inc.

Pin Configuration

TOP VIEW


## 256-Tap, $\mu$ PoT, Low-Drift, Digital Potentiometer

## ABSOLUTE MAXIMUM RATINGS



Operating Temperature Range ........................... $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$
Junction Temperature ...................................................... $150^{\circ} \mathrm{C}$
Storage Temperature Range .............................. $-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$
Lead Temperature (soldering, 10s) ................................. $300^{\circ} \mathrm{C}$

Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

## ELECTRICAL CHARACTERISTICS

$\left(V_{D D}=+5 \mathrm{~V}, \mathrm{~V}_{\mathrm{H}}=\mathrm{V}_{\mathrm{DD}}, \mathrm{V}_{\mathrm{L}}=0, \mathrm{~T}_{\mathrm{A}}=\mathrm{T}_{\mathrm{MIN}}\right.$ to $\mathrm{T}_{\mathrm{MAX}}$. Typical values are at $\mathrm{V}_{\mathrm{DD}}=+5 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$, unless otherwise noted. $)$

| PARAMETER | SYMBOL | CONDITIONS | MIN | TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| DC PERFORMANCE (Voltage-Divider Mode) |  |  |  |  |  |  |
| Resolution | N |  | 8 |  |  | Bits |
| Integral Nonlinearity (Notes 1, 2) | INL |  |  |  | $\pm 1 / 2$ | LSB |
| Differential Nonlinearity <br> (Notes 1, 2) | DNL |  |  |  | $\pm 1$ | LSB |
| End-to-End Resistor Tempco | TCR |  |  | 35 |  | ppm $/{ }^{\circ} \mathrm{C}$ |
| Ratiometric Resistor Tempco |  |  |  | 5 |  | ppm $/{ }^{\circ} \mathrm{C}$ |
| Full-Scale Error |  |  |  | -6 |  | LSB |
| Zero-Scale Error |  |  |  | +6 |  | LSB |
| DC PERFORMANCE (Variable-Resistor Mode) |  |  |  |  |  |  |
| Resolution | N |  | 8 |  |  | Bits |
| Integral Nonlinearity (Notes 1, 3) | INL | $V_{D D}=+5 \mathrm{~V}$ |  |  | $\pm 1$ | LSB |
|  |  | $V_{D D}=+3 \mathrm{~V}$ |  |  | $\pm 3$ | LSB |
| Differential Nonlinearity <br> (Notes 1, 3) | DNL | $V_{D D}=+5 \mathrm{~V}$ |  |  | $\pm 1 / 2$ | LSB |
|  |  | $V_{D D}=+3 \mathrm{~V}$ |  |  | $\pm 1 / 2$ | LSB |
| DC PERFORMANCE (Resistor Characteristics) |  |  |  |  |  |  |
| Wiper Resistance (Note 4) | Rw | $V_{D D}=+5 \mathrm{~V}$ |  | 275 |  | $\Omega$ |
|  |  | $V_{D D}=+3 \mathrm{~V}$ |  |  | 550 |  |
| Wiper Capacitance | CW |  |  | 46 |  | pF |
| End-to-End Resistance | RHL |  | 7.5 | 10 | 12.5 | $\mathrm{k} \Omega$ |
| DIGITAL INPUTS |  |  |  |  |  |  |
| Input High Voltage | $\mathrm{V}_{\mathrm{IH}}$ |  | $0.7 \times V_{\text {DD }}$ |  |  | V |
| Input Low Voltage | $\mathrm{V}_{\text {IL }}$ |  |  |  | $\times \mathrm{V}_{\mathrm{DD}}$ | V |
| Input Leakage Current |  |  |  |  | $\pm 1.0$ | $\mu \mathrm{A}$ |
| Input Capacitance |  |  |  | 5 |  | pF |
| TIMING CHARACTERISTICS (ANALOG) |  |  |  |  |  |  |
| Wiper-Settling Time | ts | To 50\% of final value from code 0 to code 128 |  | 100 |  | ns |
| TIMING CHARACTERISTICS (DIGITAL) (Note 5) (Figure 2) |  |  |  |  |  |  |
| SCLK Clock Period | tcp |  | 100 |  |  | ns |
| SCLK Pulse Width High | tch |  | 40 |  |  | ns |

## 256-Tap, $\mu$ PoT, Low-Drift, Digital Potentiometer

## ELECTRICAL CHARACTERISTICS (continued)

$\left(V_{D D}=+5 \mathrm{~V}, \mathrm{~V}_{H}=\mathrm{V}_{\mathrm{DD}}, \mathrm{V}_{\mathrm{L}}=0, \mathrm{~T}_{\mathrm{A}}=\mathrm{T}_{\mathrm{MIN}}\right.$ to $\mathrm{T}_{\mathrm{MAX}}$. Typical values are at $\mathrm{V}_{\mathrm{DD}}=+5 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$, unless otherwise noted. $)$

| PARAMETER | SYMBOL | CONDITIONS |  | MIN | TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| SCLK Pulse Width Low | tCL |  |  | 40 |  |  | ns |
| $\overline{\mathrm{CS}}$ Fall to SCLK Rise Setup Time | tcss |  |  | 40 |  |  | ns |
| SCLK Rise to $\overline{\mathrm{CS}}$ Rise Hold Time | tcSH |  |  | 0 |  |  | ns |
| DIN Setup Time | tDS |  |  | 40 |  |  | ns |
| DIN Hold Time | tDH |  |  | 0 |  |  | ns |
| SCLK Rise to $\overline{\mathrm{CS}}$ Fall Delay | tCSO |  |  | 10 |  |  | ns |
| $\overline{\text { CS Rise to SCLK Rise Hold }}$ | tCS1 |  |  | 40 |  |  | ns |
| $\overline{\mathrm{CS}}$ Pulse Width High | tcsw |  |  | 100 |  |  | ns |
| POWER SUPPLIES |  |  |  |  |  |  |  |
| Supply Voltage | VDD |  |  | 2.7 |  | 5.5 | V |
| Supply Current | IDD | $\begin{aligned} & \overline{\mathrm{CS}}=\mathrm{SCLK}= \\ & \mathrm{DIN}=\mathrm{V}_{\mathrm{DD}} \end{aligned}$ | $\mathrm{V}_{\mathrm{DD}}=+5 \mathrm{~V}$ |  | 0.8 | 5 | $\mu \mathrm{A}$ |
|  |  |  | $V_{D D}=+2.7 \mathrm{~V}$ |  | 0.1 |  | $\mu \mathrm{A}$ |

Note 1: Linearity is defined in terms of the H -to-L code-dependent resistance.
Note 2: The DNL and INL are measured with the potentiometer configured as a voltage-divider with $H=V_{D D}$ and $L=0$. The wiper terminal is unloaded and measured with an ideal voltmeter.
Note 3: The DNL and INL are measured with the potentiometer configured as a variable resistor. H is unconnected and $L=0$. The wiper terminal is driven with a source current of $200 \mu \mathrm{~A}$ at $\mathrm{V}_{D D}=+3 \mathrm{~V}$ and $400 \mu \mathrm{~A}$ at $\mathrm{V}_{D D}=+5 \mathrm{~V}$.
Note 4: The wiper resistance is the worst value measured, injecting a current, $I_{W}=V_{D D} / R_{H L}$ into terminal $W$.
Note 5: Digital timing is guaranteed by design.

## 256-Tap, $\mu$ PoT, Low-Drift,

 Digital Potentiometer

# 256-Tap, $\mu$ PoT, Low-Drift, Digital Potentiometer 

Typical Operating Characteristics (continued)
( $\mathrm{TA}=+25^{\circ} \mathrm{C}$, unless otherwise noted.)


Pin Description

| PIN | NAME |  |
| :---: | :---: | :--- |
| 1 | L | Low Terminal of Resistor |
| 2 | GND | Ground |
| 3 | $\overline{\mathrm{CS}}$ | Chip Select Input |
| 4 | DIN | Serial Data Input |
| 5 | SCLK | Serial Clock Input |
| 6 | VDD | Power Supply. Bypass with a 0.1 $\mu \mathrm{F}$ capacitor to GND. |
| 7 | W | Wiper Terminal |
| 8 | H | High Terminal of Resistor |

## 256-Tap, $\mu$ PoT, Low-Drift, Digital Potentiometer



Figure 1. Serial Interface Timing Diagram


Figure 2. Detailed Serial Interface Timing Diagram

## Detailed Description

The MAX5402 consists of 255 fixed resistors in series between pins H and L . The potentiometer wiper (pin W) can be programmed to access any one of the 256 different tap points on the resistor string. The MAX5402 has an SPI-compatible 3-wire serial data interface to control the wiper tap position. This write-only interface contains three inputs: Chip Select ( $\overline{\mathrm{CS}}$ ), Data In (DIN), and Data Clock (SCLK). When $\overline{C S}$ is taken low, data from the DIN pin is synchronously loaded into the 8-bit serial shift register on the rising edge of each SCLK pulse (Figure 1). The MSB is shifted in first, as shown in Figure 3. Note that if $\overline{\mathrm{CS}}$ is not kept low during the entire data stream, the data will be corrupted and the device
will need to be reloaded. After all 8 data bits have been loaded into the shift register, they are latched into the decoder once $\overline{\mathrm{CS}}$ is taken high. The decoder switches the potentiometer wiper to the tap position that corresponds to the 8-bit input data. Each resistor cell is $10 \mathrm{k} \Omega / 255$ or $39.2 \Omega$ for the MAX5402.
The MAX5402 features POR circuitry. This sets the wiper to the midscale position at power-up by loading a binary value of 128 into the 8-bit latch. The MAX5402 can be used as a variable resistor by connecting pin W to either pin H or L .

# 256-Tap, $\mu$ PoT, Low-Drift, Digital Potentiometer 

| Data Word <br> B0 (D7) | B1 (D6) | B2 (D5) | B3 (D4) | B4 (D3) | B5 (D2) | B6 (D1) | B7 (D0) |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| (MSB) <br> First Bit In |  |  |  |  |  |  | (LSB) |

Figure 3. Serial Data Format

## Applications Information

The MAX5402 is intended for a variety of circuits where accurate, fine-tuned adjustable resistance is required, such as in adjustable voltage or adjustable gain circuit configurations. The MAX5402 is used in either a potentiometer divider or a variable resistor configuration.

## Adjustable Current to Voltage Converter

Figure 4 shows the MAX5402 used with a MAX4250 low-noise op amp to precisely tune a current-to-voltage converter. Pins H and W of the MAX5402 are connected to the node between R3 and R2, and pin $L$ is connected to ground.

## Adjustable Gain Amplifier

The MAX5402 is used again with the MAX4250 to make a digitally adjustable gain circuit as shown in Figure 5. The normal feedback resistor is replaced with the MAX5402 in a variable resistor configuration, so that the gain of the circuit can be digitally controlled.

## Adjustable Voltage Reference

In Figure 6, the MAX5402 is shown with the MAX6160 to make an adjustable voltage reference. In this circuit, the H pin of the MAX5402 is connected to the OUT pin of the MAX6160, the L pin of the MAX5402 is connected to GND, and the W pin of the MAX5402 is connected to the ADJ pin of the MAX6160. The MAX5402 allows precise tuning of the voltage reference output. A low $5 \mathrm{ppm} /{ }^{\circ} \mathrm{C}$ ratiometric tempco allows a very stable adjustable voltage overtemperature.


Figure 4. I to V Converter


Figure 5. Noninverting Amplifier

256-Tap, $\mu$ PoT, Low-Drift, Digital Potentiometer


Figure 6. Adjustable Voltage Reference

Chip Information
TRANSISTOR COUNT: 3475
PROCESS: BiCMOS

# 256-Tap, $\mu$ PoT, Low-Drift, Digital Potentiometer 

Package Information


