

General Description

The MAX5156/MAX5157 low-power, serial, voltage-output, dual 12-bit digital-to-analog converters (DACs) consume only 500µA from a single +5V (MAX5156) or +3V (MAX5157) supply. These devices feature Rail-to-Rail® output swing and are available in space-saving 16-pin QSOP and DIP packages. Access to the inverting input allows for specific gain configurations, remote sensing, and high output current capability, making these devices ideally suited for industrial process controls. These devices are also well suited for digitally programmable (4–20mA) current loops.

The 3-wire serial interface is SPI™/QSPI™ and Microwire™ compatible. Each DAC has a double-buffered input organized as an input register followed by a DAC register, which allows the input and DAC registers to be updated independently or simultaneously. Additional features include a programmable shutdown (2µA), hardware-shutdown lockout, a separate voltage reference for each DAC, power-on reset, and an active-low clear input (CL) that resets all registers and DACs to zero. The MAX5156/MAX5157 provide a programmable logic output pin for added functionality, and a serial-data output pin for daisy chaining.

Applications

Industrial Process Control Digital Offset and Gain

Remote Industrial Controls

Adjustment

Motion Control

Digitally Programmable 4–20mA Current Loops

Automatic Test Equipment

_____Features

- 12-Bit Dual DAC with Configurable Output Amplifier
- Single-Supply Operation: +5V (MAX5156)
 +3V (MAX5157)
- **♦** Rail-to-Rail Output Swing
- Low Quiescent Current: 500μA (normal operation)
 2μA (shutdown mode)
- **♦ Power-On Reset Clears DAC Outputs to Zero**
- ♦ SPI/QSPI and Microwire Compatible
- **♦** Space-Saving 16-Pin QSOP Package


Ordering Information

PART	TEMP. RANGE	PIN-PACKAGE	INL (LSB)
MAX5156ACPE	0°C to +70°C	16 Plastic DIP	±1/2
MAX5156BCPE	0°C to +70°C	16 Plastic DIP	±1
MAX5156ACEE	0°C to +70°C	16 QSOP	±1/2
MAX5156BCEE	0°C to +70°C	16 QSOP	±1

Ordering Information continued at end of data sheet.

Pin Configuration appears at end of data sheet.

Functional Diagram



Rail-to-Rail is a registered trademark of Nippon Motorola Ltd. SPI and QSPI are trademarks of Motorola, Inc. Microwire is a trademark of National Semiconductor Corp.

/ Maxim Integrated Products 1

For free samples & the latest literature: http://www.maxim-ic.com, or phone 1-800-998-8800. For small orders, phone 408-737-7600 ext. 3468.

ABSOLUTE MAXIMUM RATINGS

V _{DD} to AGND	0.3V to +6V
V _{DD} to DGND	0.3V to +6V
AGND to DGND	±0.3V
FBA, FBB to AGND	$0.3V$ to $(V_{DD} + 0.3V)$
REF_, OUT_ to AGND	$0.3V$ to $(V_{DD} + 0.3V)$
Digital Inputs (SCLK, DIN, CS, CL, PDL)	•
to DGND	0.3V to +6V
Digital Outputs (DOUT, UPO) to DGND	$0.3V$ to $(V_{DD} + 0.3V)$
Maximum Current into Any Pin	±20mÅ

Continuous Power Dissipation (T _A = +70°C)
Plastic DIP (derate 10.5mW/°C above +70°C)593mW
QSOP (derate 8.30mW/°C above +70°C)667mW
CERDIP (derate 10.00mW/°C above +70°C)800mW
Operating Temperature Ranges
MAX5152_C_E/MAX5153_C_E0°C to +70°C
MAX5152_E_E/MAX5153_E_E40°C to +85°C
MAX5152_MJE/MAX5153_MJE55°C to +125°C
Storage Temperature Range65°C to +160°C
_ead Temperature (soldering, 10sec)+300°C

Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

ELECTRICAL CHARACTERISTICS—MAX5156

 $(V_{DD} = +5V \pm 10\%, V_{REFA} = V_{REFB} = 2.5V, R_L = 10k\Omega, C_L = 100pF, T_A = T_{MIN}$ to T_{MAX} , unless otherwise noted. Typical values are at $T_A = +25$ °C, output buffer connected in unity-gain configuration (Figure 9).)

PARAMETER	SYMBOL	С	MIN	TYP	MAX	UNITS	
STATIC PERFORMANCE	•						
Resolution	N			12			Bits
Integral Nonlinearity	INL	(Note 1)	MAX5156A			±1/2	LSB
3	IIVL	(Note 1)	MAX5156B			±1	
Differential Nonlinearity	DNL	Guaranteed mor	notonic			±1	LSB
Offset Error	Vos	Code = 10				±6	mV
Offset Tempco	TCVos	Normalized to 2.	5V		3		ppm/°C
Gain Error					-0.5	±3	LSB
Gain-Error Tempco		Normalized to 2.	5V		3		ppm/°C
V _{DD} Power-Supply Rejection Ratio	PSRR	$4.5V \le V_{DD} \le 5.5$	V		20	200	μV/V
REFERENCE INPUT							
Reference Input Range	REF			0		V _{DD} - 1.4	V
Reference Input Resistance	R _{REF}	Minimum with co	de 1554 hex	14	20		kΩ
MULTIPLYING-MODE PERFORMA	NCE						
Reference 3dB Bandwidth		Input code = 1FI VREF = 0.67Vp-p			600		kHz
Reference Feedthrough		Input code = 000 V _{REF} = (V _{DD} - 1.			-85		dB
Signal-to-Noise plus Distortion Ratio	SINAD	Input code = 1FI VREF = 1Vp-p at	E hex, 2.5V _{DC} , f = 25kHz		82		dB
DIGITAL INPUTS	•						l
Input High Voltage	VIH	CL, PDL, CS, DIN, SCLK		3			V
Input Low Voltage	V _I L	CL, PDL, CS, DIN, SCLK				0.8	V
Input Hysteresis	V _{HYS}			200		mV	
Input Leakage Current	liN	VIN = 0V to VDD			0.001	±1	μΑ
Input Capacitance	CIN				8		pF

ELECTRICAL CHARACTERISTICS—MAX5156 (continued)

 $(V_{DD} = +5V \pm 10\%, V_{REFA} = V_{REFB} = 2.5V, R_L = 10k\Omega, C_L = 100pF, T_A = T_{MIN}$ to T_{MAX} , unless otherwise noted. Typical values are at $T_A = +25$ °C, output buffer connected in unity-gain configuration (Figure 9).)

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS		
DIGITAL OUTPUTS (DOUT, UPO	D)					•		
Output High Voltage	Voн	ISOURCE = 2mA	V _{DD} - 0.5	,		V		
Output Low Voltage	Vol	I _{SINK} = 2mA		0.13	0.40	V		
DYNAMIC PERFORMANCE	DYNAMIC PERFORMANCE							
Voltage Output Slew Rate	SR			0.75		V/µs		
Output Settling Time		To 1/2LSB of full-scale, V _{STEP} = 2.5V		15		μs		
Output Voltage Swing		Rail-to-rail (Note 2)		0 to V _{DD}		V		
Current into FBA or FBB	I _{FB}			0	±0.1	μΑ		
Time Required to Exit Shutdown				25		μs		
Digital Feedthrough		$\overline{\text{CS}} = \text{V}_{\text{DD}}, \text{f}_{\text{DIN}} = 100 \text{kHz}, \text{V}_{\text{SCLK}} = 5 \text{Vp-p}$		5		nV-s		
Digital Crosstalk				5		nV-s		
POWER SUPPLIES								
Positive Supply Voltage	VDD		4.5		5.5	V		
Power-Supply Current	I _{DD}	(Note 3)		0.5	0.65	mA		
Power-Supply Current in Shutdown	IDD(SHDN)	(Note 3)		2	10	μΑ		
Reference Current in Shutdown				0	±1	μΑ		
TIMING CHARACTERISTICS								
SCLK Clock Period	tcp	(Note 4)	100			ns		
SCLK Pulse Width High	tсн		40			ns		
SCLK Pulse Width Low	t _{CL}		40			ns		
CS Fall to SCLK Rise Setup Time	tcss		40			ns		
SCLK Rise to $\overline{\text{CS}}$ Rise Hold Time	tchs		0			ns		
DIN Setup Time	t _{DS}		40			ns		
DIN Hold Time	tDH		0			ns		
SCLK Rise to DOUT Valid Propagation Delay	t _{DO1}	C _{LOAD} = 200pF			80	ns		
SCLK Fall to DOUT Valid Propagation Delay	t _{DO2}	C _{LOAD} = 200pF			80	ns		
SCLK Rise to CS Fall Delay					ns			
CS Rise to SCLK Rise Hold	tcs1		40			ns		
CS Pulse Width High	tcsw		100			ns		

Note 1: Accuracy is specified from code 10 to code 4095.

Note 2: Accuracy is better than 1LSB for V_{OUT} greater than 6mV and less than V_{DD} - 50mV. Guaranteed by PSRR test at the end points.

Note 3: Digital inputs are set to either V_{DD} or DGND, code = 0000 hex, $R_L = \infty$.

Note 4: SCLK minimum clock period includes rise and fall times.



ELECTRICAL CHARACTERISTICS—MAX5157

 $(V_{DD} = +2.7V \ to \ +3.6V, \ V_{REFA} = V_{REFB} = 1.25V, \ R_{L} = 10k\Omega, \ C_{L} = 100pF, \ T_{A} = T_{MIN} \ to \ T_{MAX}, \ unless otherwise noted. \ Typical values are at T_{A} = +25^{\circ}C, \ output \ buffer \ connected \ in unity-gain \ configuration (Figure 9).)$

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
STATIC PERFORMANCE	1					•
Resolution	N		12			Bits
Integral Manlinearity	INII	(Note 5) MAX5157A			±1	- LSB
Integral Nonlinearity	INL	(Note 5) MAX5157B			±2	LSD
Differential Nonlinearity	DNL	Guaranteed monotonic			±1	LSB
Offset Error	Vos	Code = 20			±6	mV
Offset Tempco	TCVos	Normalized to 1.25V		6		ppm/°C
Gain Error				-0.5	±4	LSB
Gain-Error Tempco		Normalized to 1.25V		6		ppm/°C
V _{DD} Power-Supply Rejection Ratio	PSRR	2.7V ≤ V _{DD} ≤ 3.6V		20	320	μV/V
REFERENCE INPUT (V _{REF})	1					•
Reference Input Range	REF		0		V _{DD} - 1.4	V
Reference Input Resistance	RREF	Minimum with code 1554 hex	14	20		kΩ
MULTIPLYING-MODE PERFORMA	NCE					
Reference 3dB Bandwidth		Input code = 1FFE hex, VREF(AC) = 0.67Vp-p at 1.25VDC		600		kHz
Reference Feedthrough		Input code = 0000 hex, V _{REF} = (V _{DD} - 1.4V) at 1kHz		-92		dB
Signal-to-Noise plus Distortion Ratio	SINAD	Input code = 1FFE hex, V _{REF} = 1Vp-p at 1.25V _{DC} , f = 15kHz		73		dB
DIGITAL INPUTS						1
Input High Voltage	VIH	CL, PDL, CS, DIN, SCLK	2.2			V
Input Low Voltage	VII	CL, PDL, CS, DIN, SCLK			0.8	V
Input Hysteresis	V _H YS			200		mV
Input Leakage Current	I _{IN}	$V_{IN} = 0V$ to V_{DD}		0	±0.1	μA
Input Capacitance	CIN	22		8		pF
DIGITAL OUTPUTS (DOUT, UPO)						· ·
Output High Voltage	VoH	ISOURCE = 2mA	V _{DD} - 0.	5		V
Output Low Voltage	Vol	ISINK = 2mA		0.13	0.4	V
DYNAMIC PERFORMANCE	l					1
Voltage Output Slew Rate	SR			0.75		V/µs
Output Settling Time		To 1/2LSB of full-scale, VSTEP = 1.25V		18		μs
Output Voltage Swing		Rail-to-rail (Note 6)		0 to V _D	D	V
Current into FBA or FBB	I _{FB}			0	±0.1	μA
Time Required to Exit Shutdown				25		μs
Digital Feedthrough		CS = V _{DD} , f _{DIN} = 100kHz, V _{SCLK} = 3Vp-	-p	5		nV-s
Digital Crosstalk				5		nV-s

4 ______ *NIXIN*I

ELECTRICAL CHARACTERISTICS—MAX5157 (continued)

 $(V_{DD} = +2.7 \text{V to } +3.6 \text{V}, V_{REFA} = V_{REFB} = 1.25 \text{V}, R_{L} = 10 \text{k}\Omega, C_{L} = 100 \text{pF}, T_{A} = T_{MIN} \text{ to } T_{MAX}, \text{ unless otherwise noted.}$ Typical values are at $T_{A} = +25 \,^{\circ}\text{C}$, output buffer connected in unity-gain configuration (Figure 9).)

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
POWER SUPPLIES	•		- '			
Positive Supply Voltage	V _{DD}		2.7		3.6	V
Power-Supply Current	I _{DD}	(Note 7)		0.5	0.6	mA
Power-Supply Current in Shutdown	IDD(SHDN)	(Note 7)		1	8	μΑ
Reference Current in Shutdown					±1	μΑ
TIMING CHARACTERISTIC	S		•			
SCLK Clock Period	tcp	(Note 4)	100			ns
SCLK Pulse Width High	tсн		40			ns
SCLK Pulse Width Low	tcL		40			ns
CS Fall to SCLK Rise Setup Time	tcss		40			ns
SCLK Rise to $\overline{\text{CS}}$ Rise Hold Time	tchs		0			ns
DIN Setup Time	t _{DS}		50			ns
DIN Hold Time	tDH		0			ns
SCLK Rise to DOUT Valid Propagation Delay	t _{DO1}	C _{LOAD} = 200pF			120	ns
SCLK Fall to DOUT Valid Propagation Delay	t _{DO2}	C _{LOAD} = 200pF			120	ns
SCLK Rise to CS Fall Delay	CLK Rise to CS Fall Delay tcso		10			ns
CS Rise to SCLK Rise Hold	tcs1		40			ns
CS Pulse Width High	tcsw		100			ns


Note 5: Accuracy is specified from code 20 to code 4095.

Note 6: Accuracy is better than 1LSB for VouT greater than 6mV and less than VDD - 100mV. Guaranteed by PSRR test at the end points.

Note 7: Digital inputs are set to either V_{DD} or DGND, code = 0000 hex, $R_L = \infty$.


_Typical Operating Characteristics

 $(V_{DD} = +5V, R_L = 10k\Omega, C_L = 100pF, FB_connected to OUT_, T_A = +25°C, unless otherwise noted.)$



Typical Operating Characteristics (continued)

 $(V_{DD} = +3V, R_L = 10k\Omega, C_L = 100pF, FB_connected to OUT_, T_A = +25°C, unless otherwise noted.)$





N/IXI/N


_Typical Operating Characteristics (continued)

 $(V_{DD}=+5V \text{ (MAX5156)}, V_{DD}=+3V \text{ (MAX5157)}, R_L=10k\Omega, C_L=100pF, FB_connected to OUT_, T_A=T_{MIN} \text{ to } T_{MAX}, \text{ unless otherwise noted.})$

MAX5156/MAX5157







8 ______ N/XI/N

Pin Description

PIN	NAME	FUNCTION				
1	AGND	Analog Ground				
2	OUTA	DAC A Output Voltage				
3	FBA	DAC A Output Amplifier Feedback Input. Inverting input of the output amplifier.				
4	REFA	Reference for DAC A				
5	CL	Active-Low Clear Input. Resets all registers to zero. DAC outputs go to 0V.				
6	CS	Chip-Select Input				
7	DIN	Serial Data Input				
8	SCLK	Serial Clock Input				
9	DGND	Digital Ground				
10	DOUT	Serial Data Output				
11	UPO	User-Programmable Output				
12	PDL	Power-Down Lockout. The device cannot be powered down when PDL is low.				
13	REFB	Reference Input for DAC B				
14	FBB	DAC B Output Amplifier Feedback Input. Inverting input of the output amplifier.				
15	OUTB	DAC B Output Voltage				
16	V _{DD}	Positive Power Supply				

Detailed Description

The MAX5156/MAX5157 dual, 12-bit, voltage-output DACs are easily configured with a 3-wire serial interface. These devices include a 16-bit data-in/data-out shift register, and each DAC has a double-buffered input comprised of an input register and a DAC register (see *Functional Diagram*). Both DACs use an inverted R-2R ladder network that produces a weighted voltage proportional to the input voltage value. Each DAC has its own reference input to facilitate independent full-scale values. Figure 1 depicts a simplified circuit diagram of one of the two DACs.

Reference Inputs

The reference inputs accept both AC and DC values with a voltage range extending from 0V to (V_{DD} - 1.4V). Determine the output voltage using the following equation:

VOUT = VRFF x NB / 4096

where NB is the numeric value of the DAC's binary input code (0 to 4095) and V_{REF} is the reference voltage.

The reference input impedance ranges from $14k\Omega$ (1554 hex) to several giga ohms (with an input code of 0000 hex). This reference input capacitance is code dependent and typically ranges from 15pF with an input code of all zeros to 50pF with a full-scale input code.




Figure 1. Simplified DAC Circuit Diagram

Output Amplifier

The output amplifier's inverting input is available to the user, allowing force and sense capability for remote sensing and specific gain configurations. The inverting input can be connected to the output to provide a unitygain buffered output. The output amplifiers have a typical slew rate of 0.75V/µs and settle to 1/2LSB within 15µs, with a load of $10k\Omega$ in parallel to 100pF. Loads less than $2k\Omega$ degrade performance.



Table 1. Serial-Interface Programming Commands

		16-E	BIT SERIAL WORD		
Α0	C1	C0	D11D0 MSB LSB	S0	FUNCTION
0	0	1	12 bits of DAC data	0	Load input register A; DAC register is unchanged.
1	0	1	12 bits of DAC data	0	Load input register B; DAC register is unchanged.
0	1	0	12 bits of DAC data	0	Load input register A; all DAC registers are updated.
1	1	0	12 bits of DAC data	0	Load input register B; all DAC registers are updated.
0	1	1	12 bits of DAC data	0	Load all DAC registers from the shift register (start up both DACs with new data).
1	0	0	xxxxxxxxxx	0	Update both DAC registers from their respective input registers (start up both DACs with data previously stored in the input registers).
1	1	1	XXXXXXXXXXX	0	Shut down both DACs if PDL = 1.
0	0	0	0 0 1 x xxxxxxxx	0	Update DAC register A from input register A (start up DAC A with data previously stored in input register A).
0	0	0	1 0 1 x xxxxxxxx	0	Update DAC register B from input register B (start up DAC B with data previously stored in input register B).
0	0	0	1 1 0 x xxxxxxxx	0	Shut down DAC A when $\overline{PDL} = 1$.
0	0	0	1 1 1 x xxxxxxxxx	0	Shut down DAC B when PDL = 1.
0	0	0	0 1 0 x xxxxxxxx	0	UPO goes low (default).
0	0	0	0 1 1 x xxxxxxxxx	0	UPO goes high.
0	0	0	1 0 0 1 xxxxxxxx	0	Mode 1, DOUT clocked out on SCLK's rising edge.
0	0	0	1 0 0 0 xxxxxxxx	0	Mode 0, DOUT clocked out on SCLK's falling edge (default).
0	0	0	0 0 0 x xxxxxxxx	0	No operation (NOP).

"x" = don't care

Note: D11, D10, D9, and D8 become control bits when A0, C1, and C0 = 0. S0 is a sub bit, always zero.

Power-Down Mode

The MAX5156/MAX5157 feature a software-programmable shutdown mode that reduces the typical supply current to 2μA. The two DACs can be shut down independently or simultaneously by using the appropriate programming word. For instance, enter shutdown mode (for both DACs) by writing an input control word of 111XXXXXXXXXXXXXX (Table 1). In shutdown mode, the reference inputs and amplifier outputs become high impedance, and the serial interface remains active. Data in the input registers is saved, allowing the MAX5156/MAX5157 to recall the output state prior to entering shutdown when returning to normal mode. Exit shutdown by recalling the previous condition or by

updating the DAC with new information. When returning to normal operation (exiting shutdown), wait $20\mu s$ for output stabilization.

Serial Interface

The MAX5156/MAX5157 3-wire serial interface is compatible with both Microwire (Figure 2) and SPI/QSPI (Figure 3) serial-interface standards. The 16-bit serial input word consists of an address bit, two control bits, 12 bits of data (MSB to LSB), and one sub bit as shown in Figure 4. The address and control bits determine the response of the MAX5156/MAX5157, as outlined in Table 1.




Figure 2. Connections for Microwire




Figure 3. Connections for SPI/QSPI

MSBLSB						
■ 16 Bits of Serial Data						
Address Bits	Control Bits	MSBDataBitsLSB	Sub Bit			
A0	C1, C0	D11D0	S0			
←1 Address/2	Control Bits -	─ 12 Data Bits →	0			

Figure 4. Serial-Data Format

The MAX5156/MAX5157's digital inputs are double buffered, which allows any of the following: loading the input register(s) without updating the DAC register(s), updating the DAC register(s) from the input register(s), or updating the input and DAC registers concurrently. The address and control bits allow the DACs to act independently.

Send the 16-bit data as one 16-bit word (QSPI) or two 8-bit packets (SPI, Microwire), with $\overline{\text{CS}}$ low during this period. The address and control bits determine which register will be updated, and the state of the registers when exiting shutdown. The 3-bit address/control determines the following:

- · registers to be updated
- clock edge on which data is clocked out via the serial data output (DOUT)
- state of the user-programmable logic output
- configuration of the device after shutdown

The general timing diagram in Figure 5 illustrates how data is acquired. Driving \overline{CS} low enables the device to receive data. Otherwise, the interface control circuitry is disabled. With \overline{CS} low, data at DIN is clocked into the register on the rising edge of SCLK. As \overline{CS} goes high, data is latched into the input and/or DAC registers depending on the address and control bits. The maximum clock frequency guaranteed for proper operation is 10MHz. Figure 6 depicts a more detailed timing diagram of the serial interface.

Serial Data Output (DOUT)

DOUT is the internal shift register's output. It allows for daisy-chaining and data readback. The MAX5156/MAX5157 can be programmed to shift data out of DOUT on SCLK's falling edge (Mode 0) or rising edge (Mode 1). Mode 0 provides a lag of 16 clock cycles, which maintains compatibility with SPI/QSPI and Microwire interfaces. In Mode 1, the output data lags 15.5 clock cycles. On power-up, the device defaults to Mode 0.

User-Programmable Logic Output (UPO)

UPO allows an external device to be controlled through the MAX5156/MAX5157 serial interface (Table 1), thereby reducing the number of microcontroller I/O pins required. On power-up, UPO is low.

Power-Down Lockout Input (PDL)

PDL disables software shutdown when low. When in shutdown, transitioning PDL from high to low wakes up the part with the output set to the state prior to shutdown. PDL can also be used to asynchronously wake up the device.




Figure 5. Serial-Interface Timing Diagram




Figure 6. Detailed Serial-Interface Timing Diagram




Figure 7. Daisy Chaining MAX5156/MAX5157s

Daisy Chaining Devices

Any number of MAX5156/MAX5157s can be daisy chained by connecting the DOUT pin of one device to the DIN pin of the following device in the chain (Figure 7).

Since the MAX5156/MAX5157's DOUT has an internal active pull-up, the DOUT sink/source capability determines the time required to discharge/charge a capaci-

tive load. Refer to the digital output V_{OH} and V_{OL} specifications in the *Electrical Characteristics*.

Figure 8 shows an alternative method of connecting several MAX5156/MAX5157s. In this configuration, the data bus is common to all devices; data is not shifted through a daisy-chain. More I/O lines are required in this configuration because a dedicated chip-select input $\overline{(CS)}$ is required for each IC.




Figure 8. Multiple MAX5156/MAX5157s Sharing a Common DIN Line




Figure 9. Unipolar Output Circuit

_Applications Information

Unipolar Output

Figure 9 depicts the MAX5156/MAX5157 configured for unity-gain, unipolar operation. Table 2 lists the unipolar output codes. To increase dynamic range, specific gain configurations can be used as shown in Figure 10.

Table 2. Unipolar Code Table (Gain = +1)

DA MSB	AC CONT	ENTS LSB	ANALOG OUTPUT
1111	1111	1111(0)	$+V_{REF}\left(\frac{4095}{4096}\right)$
1000	0000	0001(0)	$+V_{REF}\left(\frac{2049}{4096}\right)$
1000	0000	0000(0)	$+V_{REF}\left(\frac{2048}{4096}\right) = \frac{V_{REF}}{2}$
0111	1111	1111(0)	$+V_{REF}\left(\frac{2047}{4096}\right)$
0000	0000	0001(0)	$+V_{REF}\left(\frac{1}{4096}\right)$
0000	0000	0000(0)	OV

Note: () are for the sub bit.

Bipolar Output

The MAX5156/MAX5157 can be configured for a bipolar output, as shown in Figure 11. The output voltage is given by the equation:

$$V_{OUT} = V_{REF} [((2 \times NB) / 4096) - 1]$$

where NB represents the numeric value of the DAC's binary input code. Table 3 shows digital codes and the corresponding output voltage for Figure 11's circuit.






Figure 10. Configurable Output Gain

Figure 11. Bipolar Output Circuit

Table 3. Bipolar Code Table

DA MSB	C CONT	ENTS LSB	ANALOG OUTPUT
1111	1111	1111(0)	$+V_{REF}\left(\frac{2047}{2048}\right)$
1000	0000	0001(0)	$+V_{REF}\left(\frac{1}{2048}\right)$
1000	0000	0000(0)	OV
0111	1111	1111(0)	$-V_{REF}\left(\frac{1}{2048}\right)$
0000	0000	0001(0)	$-V_{REF}\left(\frac{2047}{2048}\right)$
0000	0000	0000(0)	$-V_{REF}\left(\frac{2048}{2098}\right) = -V_{REF}$

Note: () are for the sub bit.




Figure 12. AC Reference Input Circuit

Using an AC Reference

In applications where the reference has an AC signal component, the MAX5156/MAX5157 have multiplying capabilities within the reference input voltage range specifications. Figure 12 shows a technique for applying a sinusoidal input REF_, where the AC signal is offset before being applied to the reference input.

Harmonic Distortion and Noise

The total harmonic distortion plus noise (THD+N) is typically less than -80dB at full scale with a 1Vp-p input swing at 5kHz. The typical -3dB frequency is 600kHz for both devices, as shown in the *Typical Operating Characteristics*.

14 ______ M/XI/N

Digital Calibration and Threshold Selection

Figure 13 shows the MAX5156/MAX5157 in a digital calibration application. With a bright value applied to the photodiode (on), the DAC is digitally ramped up until it trips the comparator. The microprocessor stores this high calibration value. Repeat the process with a dim light (off) to obtain the dark current calibration. The microprocessor then programs the DAC to set an output voltage that is the midpoint of the two calibration values. Applications include tachometers, motion sensing, automatic readers, and liquid clarity analysis.

Digital Control of Gain and Offset

The two DACs can be used to control the offset and gain for curve-fitting nonlinear functions, such as transducer linearization or analog compression/expansion applications. The input signal is used as the reference for the gain-adjust DAC, whose output is summed with the output from the offset-adjust DAC. The relative weight of each DAC output is adjusted by R1, R2, R3, and R4 (Figure 14).




Figure 13. Digital Calibration




Figure 14. Digital Control of Gain and Offset

Digitally Programmable Current Source

Figure 15 depicts a digitally programmable, unidirectional current source that can be used in industrial control applications. The output current is:

 $IOUT = (V_{REF} / R) (NB / 4096)$

where NB is the DAC code and R is the sense resistor.

Power-Supply Considerations

On power-up, the input and DAC registers clear (resets to zero code). For rated performance, V_{REF} should be at least 1.4V below V_{DD} . Bypass the power supply with a 4.7 μ F capacitor in parallel with a 0.1 μ F capacitor to GND. Minimize lead lengths to reduce lead inductance.

Grounding and Layout Considerations

Digital and AC transient signals on AGND can create noise at the output. Connect AGND to the highest quality ground available. Use proper grounding techniques, such as a multilayer board with a low-inductance ground plane. Carefully lay out the traces between channels to reduce AC cross-coupling and crosstalk. Wire-wrapped boards and sockets are not recommended. If noise becomes an issue, shielding may be required.





Figure 15. Digitally Programmable Current Source

Pin Configuration



Chip Information

_Ordering Information (continued)

PART	TEMP. RANGE	PIN-PACKAGE	INL (LSB)
MAX5156AEPE	-40°C to +85°C	16 Plastic DIP	±1/2
MAX5156BEPE	-40°C to +85°C	16 Plastic DIP	±1
MAX5156AEEE	-40°C to +85°C	16 QSOP	±1/2
MAX5156BEEE	-40°C to +85°C	16 QSOP	±1
MAX5156BMJE	-55°C to +125°C	16 CERDIP*	±1
MAX5157ACPE	0°C to +70°C	16 Plastic DIP	±1
MAX5157BCPE	0°C to +70°C	16 Plastic DIP	±2
MAX5157ACEE	0°C to +70°C	16 QSOP	±1
MAX5157BCEE	0°C to +70°C	16 QSOP	±2
MAX5157AEPE	-40°C to +85°C	16 Plastic DIP	±1
MAX5157BEPE	-40°C to +85°C	16 Plastic DIP	±2
MAX5157AEEE	-40°C to +85°C	16 QSOP	±1
MAX5157BEEE	-40°C to +85°C	16 QSOP	±2
MAX5157BMJE	-55°C to +125°C	16 CERDIP*	±2

^{*}Contact factory for availability.

TRANSISTOR COUNT: 3053

SUBSTRATE CONNECTED TO AGND

Maxim cannot assume responsibility for use of any circuitry other than circuitry entirely embodied in a Maxim product. No circuit patent licenses are implied. Maxim reserves the right to change the circuitry and specifications without notice at any time.

16 ______Maxim Integrated Products, 120 San Gabriel Drive, Sunnyvale, CA 94086 408-737-7600

© 1997 Maxim Integrated Products

Printed USA

is a registered trademark of Maxim Integrated Products.