


ispPAC[™]80

In-System Programmable Analog Circuit


Features

- IN-SYSTEM PROGRAMMABLE (ISP™) ANALOG
- Instrument Amplifier Gain Stage
- Precision Active Filtering (50kHz to 500kHz)
- Continuous-Time Fifth Order Low Pass Topology
- Dual, A/B Configuration Memory
- Non-Volatile E²CMOS Cells
- IEEE 1149.1 JTAG Serial Port Programming
- UNIQUE FLEXIBILITY AND PERFORMANCE
- Programmable Gain Range (0dB to 20dB)
- Implements Multiple Filter Types: Elliptical, Chebyshev, Bessel, Butterworth, Linear Phase, Gaussian and Legendre
- Low Distortion (THD < -74dB max @ 100kHz)
- Auto-Calibrated Input Offset Voltage
- TRUE DIFFERENTIAL I/O
 - High CMR (58dB) Instrument Amplifier Input
 - 2.5V Common Mode Reference on Chip
 - Rail-to-Rail Voltage Outputs
- SINGLE SUPPLY 5V OPERATION
 - Power Dissipation of 165mW
 - 16-Pin Plastic SOIC, PDIP Packages
- APPLICATIONS INCLUDE INTEGRATED
- Single +5V Supply Signal Conditioning
- Programmable Filters With Fully Differential I/O
- Analog Front Ends, 12-Bit Data Acq. Systems
- DSP System Front End Signal Conditioning
- High-Performance Reconstruction Filters



Typical Application Diagram

Functional Block Diagram





Description

The ispPAC80 is a member of the Lattice family of In-System Programmable analog circuits, digitally configured via non-volatile $E^2CMOS^{\mbox{\tiny (B)}}$ technology.

Analog building blocks, called PACellTM(s), replace traditional analog components such as opamps, eliminating the need for external resistors and capacitors. With no requirement for external configuration components, ispPAC80 expedites the design process, simplifying prototype circuit implementation and change, while providing high-performance integrated functionality. With all components on chip, there is no longer a concern of performance degradation due to component mismatch or other external factors. The ispPAC80 provides reliable and repeatable performance, every time.

Designers configure the ispPAC80 and verify its performance using PAC-Designer[™], an easy to use, Microsoft Windows[®] compatible program. A filter configuration database is provided whereby thousands of different configurations can be realized. No special understanding of filter synthesis is required beyond that of general specifications such as corner frequency and stopband attenuation, etc. The software lists the possible choices that meet the designer's specifications which can then be loaded directly into either of two device (A/B) configurations from the lookup table. Device programming is supported using PC parallel port I/O operations.

The ispPAC80 is configured through its IEEE Standard 1149.1 compliant serial port. The flexible In-System Programming capability enables programming, verification and reconfiguration, if desired, directly on the printed circuit board.

Copyright © 2000 Lattice Semiconductor Corp. All brand or product names are trademarks or registered trademarks of their respective holders. The specifications and information herein are subject to change without notice.

LATTICE SEMICONDUCTOR CORP., 5555 Northeast Moore Ct., Hillsboro, Oregon 97124, U.S.A. Tel. (503) 268-8000; 1-888-477-7537; FAX (503) 268-8037; http://www.latticesemi.com

 $T_A = 25^{\circ}C$; $V_S = 5.0V$; $1V < V_{OUT} < 4V$; Gain = 1; Output load = 200pF, $1M\Omega$. Filter configuration = CC051042, $F_P = 50$ kHz; Auto-Cal initiated immediately prior. (Unless otherwise specified).

DC Electrical Characteristics

Symbol	Parameter	Condition	Min.	Тур.	Max.	Units
Analog Inp	ut	Letter the second se				
V _{IN±} (1)	Input Voltage Range	Applied to Either V_{IN+} or V_{IN-}	1		4	V
V _{IN-DIFF}	Differential Input Voltage Swing (2)	2 V _{IN+} _V _{IN-}	6			V _{p-p}
V _{OS} (2)	Differential Offset Voltage (Input Referred)	G = 10		30	200	μV
		G = 1		0.3	2	mV
$\Delta V_{OS} / \Delta T$	Differential Offset Voltage Drift	-40 to +85°C		40		μV/°C
R _{IN}	Input Resistance			10 ⁹		Ω
CIN	Input Capacitance			2		pF
Ι _Β	Input Bias Current	at DC		1		pА
e _N	Input Noise Voltage Density	At 10kHz, Referred to Input, G = 10		80		nV/√ Hz
Analog Out	put					
V _{OUT±}	Output Voltage Range	Present at Either V _{OUT+} or V _{OUT-}	0.1		4.9	V
V _{OUT-DIFF}	Differential Output Voltage Swing (2)	2 V _{OUT+} – V _{OUT-}	9.6			V _{p-p}
I _{OUT±}	Output Current	Source/Sink	10			mA
V _{CM}	Common Mode Output Voltage	(V _{OUT+} + V _{OUT-})/2	2.495	2.5	2.505	V
Static Perfe	ormance					
G	Programmable Gain Range	Input Gain Amplifier (1, 2, 5, 10)	0		20	dB
	Gain Error	$R_L = 300\Omega$ Differential		0.5	2.5	%
$\Delta G / \Delta T$	Gain Drift	-40 to +85°C		20		ppm/°C
PSR	Power Supply Rejection	Differential at 1kHz		80		dB
		Single-ended at 1kHz		70		dB
Common M	lode Reference Output (VREF _{OUT})	l l				
VREFOUT	Reference Output Voltage Range	Nominally 2.500V	-0.2		0.2	%
	Reference Output Voltage Drift	-40 to +85°C		50		ppm/°C
IREF _{OUT}	Reference Output Current	(VREF _{OUT} = \pm 1%) Source		50		μA
		(VREF _{OUT} = \pm 1%) Sink		350		μΑ
	Reference Output Noise Voltage	10MHz Bandwidth		40		μV_{RMS}
	Reference Power Supply Rejection	1kHz		80		dB
Programm	ng					
	Erase/Reprogram Cycles		10K	1M		cycles
Digital I/O						
V _{IL}	Input Low Voltage		0		0.8	V
VIH	Input High Voltage		2		Vs	V
I _{IL} , I _{IH}	Input Leakage Current	0V≤TCK,ENSPI,CAL Input ≤VS			-10/+40	μΑ
		0V≤TDI,TMS,CSb Inputs ≤VS			-70/+10	μA
V _{OL}	Output Low Voltage (TDO)	I _{OL} = 4.0mA			0.5	V
V _{OH}	Output High Voltage (TDO)	I _{OH} = -1.0mA	2.4			V

AC Electrical Characteristics

Symbol	Parameter	Condition	Min.	Тур.	Max.	Units
Dynamic F	Performance (4)					1
SNR	Signal to Noise (G=1 to 10)	0.1Hz to 500kHz, $F_C = 500$ kHz		83		dB
THD	Total Harmonic Distortion (Differential)	F _{IN} = 10kHz, V _{IN} = 6Vp-p		-90	-74	dB
	Single-Ended	F _{IN} = 10kHz, V _{IN} = 6Vp-p		-80		dB
	Differential ($F_P = 500 \text{kHz}$)	F _{IN} = 100kHz, V _{IN} = 6Vp-p		-90	-74	dB
	Single-Ended ($F_P = 500 \text{kHz}$)	F _{IN} = 100kHz, V _{IN} = 6Vp-p		-74		dB
CMR	Common Mode Rejection ($V_{IN} = 1V \text{ to } 4V$)	10kHz		60	50	dB
	Note: V_{IN+} and V_{IN-} connected together	100kHz, F _C = 500kHz		60		dB
Filter Char	racteristics (4)					
F _C	Corner Frequency Programming Range	Elliptic Filter Families	50		500	kHz
F _C	Absolute Corner Frequency Accuracy	bsolute Corner Frequency Accuracy Deviation From Calculated -3dB point $F_{C} = 50, 200 \text{ or } 500 \text{kHZ}$		0.6	3	%
ΔF_{C}	Maximum Delta Between Corner Frequencies				3.7	%
$\Delta F_{C} / \Delta T$	Corner Frequency Delta vs. Temperature	F _C = 50kHz F _C = 500kHz		0.03 0.05		%/°C
$\Delta F_{C} / \Delta V$	Corner Frequency Delta vs. Supply Voltage	$F_{C} = 50 \text{kHz}$		0.09		%/V
Elliptic Filt	ter Response (5)			11		1
	$ \begin{array}{ll} \mbox{Passband Ripple} & \mbox{F}_{C} = 50 \mbox{kHz} \\ \mbox{F}_{C} = 500 \mbox{kHz} \end{array} $			0.1 0.5		dB dB
Power Sup	oplies					
Vs	Operating Supply Voltage	4.75		5	5.25	V
I _S Supply Current		t V _S = 5.0V		33	40	mA
PD	Power Dissipation	V _S = 5.0V			210	mW
Temperatu	ire Range					
	Operation	-40			85	°C
	Storage	-65			150	°C

Notes: (1) A wider input range of 0.7V to 4.3V is typical, but not guaranteed. Inputs larger than this will be clipped. Input signals are also subject to common-mode voltage limitations. Refer to the table of conditions in this datasheet. (2) Refer to theory of operation section later in this datasheet for explanation of differential voltage swing computation. (3) To insure full spec performance an additional auto-calibration should be performed after initial turn-on and the device reaches thermal stability. (4) Although many hundreds of thousands of filter configurations are available using ispPAC80, not every type will have corner frequencies available from exactly 50kHz to 500kHz, depending on the tables available from within PAC-Designer filter design tools. The general specifications given under this heading are realized using the Elliptic filter types. (5) A Cauer elliptic filter of type CC051042 (see datasheet text) is used to guarantee these specific filter accuracy specifications. It is assumed that all other configurations available in PAC-Designer will exhibit equivalent performance according to the applicability of the individual filter type. Necessary limitations will apply, however, when specifications do not directly apply. See the data sheet text, application notes and guides in PAC-Designer for specific filter type considerations.





Absolute Maximum Ratings

ispPAC80 Ordering Information

Ordering Number	Package
ispPAC80-01PI	16-Pin PDIP
ispPAC80-01SI	16-Pin SOIC

Package Options





Grade -


I = Industrial Temperature

Timing Specifications (JTAG Interface Mode)

$T_A = 25^{\circ}C$; $V_S = +5.0V$ (Unless otherwise specified)

Lattice 💎 VANTIS

Symbol Parameter		Condition	Min.	Тур.	Max.	Units
Dynamic Performance						
tckmin	Minimum Clock Period		200			ns
tckh	TCK High Time		50			ns
tckl	TCK Low Time		50			ns
tmss	TMS Setup Time		15			ns
tmsh	TMS Hold Time		10			ns
tdis	TDI Setup Time		15			ns
tdih	TDI Hold Time		10			ns
tdozx	TDO Float to Valid Delay				60	ns
tdov	TDO Valid Delay				60	ns
tdoxz	TDO Valid to Float Delay				60	ns
tpwp	Time for a programming operation	Executed in Run-Test/Idle	80		100	ms
tpwe	Time for an erase operation	Executed in Run-Test/Idle	80		100	ms
tpwcal1	Time for auto-cal operation on power-up	Automatically executed at power-up			250	ms
tcalmin	Minimum auto-cal pulse width		40			ns
tpwcal2	Time for user initiated auto-cal operation	Executed on rising edge of CAL			100	ms




*Note: During device JTAG programming, analog output response will deviate from expected behavior. This is because all configuration information is erased and then re-written as part of a normal programming cycle, momentarily changing device filter and gain parameters. Behavior will deviate from that expected during both of these steps since the analog outputs are not clamped during a programming cycle. During erase, a drop in the filter corner frequency and an automatic change to the 10X gain setting can be expected (80ms minimum by specification) and will continue until bits go to there final state after a JTAG write command is issued (less than 2ms later, though the write cycle must still be maintained for a full 80ms to achieve specified data retention).

Timing Specifications (SPI Interface Mode)

$T_A = 25^{\circ}C$; $V_S = +5.0V$ (Unless otherwise specified)

Symbol Parameter		Condition	Min.	Тур.	Max.	Units
Dynamic I	Dynamic Performance					
tckmin	Minimum Clock Period		200			ns
tckh	TCK High Time		100			ns
tckl	TCK Low Time		100			ns
tcss	CS Setup Time		20			ns
tcsminhi	Minimum CS Pulse Widths		40			ns
tdis	TDI Setup Time		15			ns
tdih	TDI Hold Time		10			ns
tdozx	TDO Float to Valid Delay				60	ns
tdov	TDO Valid Delay				60	ns
tdoxz	TDO Valid to Float Delay				60	ns




Pin Descriptions

Pin(s)	Symbol	Name	Description
1	TMS	Test Mode Select	Serial interface logic mode select pin (input). JTAG interface mode only.
2	TCK	Test Clock	Serial interface logic clock pin (input). JTAG interface mode only.
3	3 TDI Test Data In		Serial interface logic pin (input) for both JTAG and SPI operation modes. Input data valid on rising edge of TCK (JTAG), or on rising edge of CS (SPI).
4	TDO	Test Data Out	Serial interface logic pin (output) for both JTAG and SPI operation modes. Input data valid on falling edge of TCK (JTAG), or on rising edge of CS (SPI).
5	CS	Chip Select	Chip select logic input pin. SPI data latch.
6	CAL	Auto-Calibrate	Digital pin (input). Commands an auto-calibration sequence on a rising edge.
7	ENSPI	Enable SPI Mode	Enable SPI logic input pin. When high, causes serial port to run in SPI mode.
8	GND	Ground	Ground pin. Should normally be connected to the analog ground plane.
9	VREFout	Common-Mode Reference	Common-mode voltage reference output pin (+2.5V nominal). Must be bypassed to GND with a 1μ F capacitor.
10, 11	IN	Inputs (+ or -)	Differential input pins, using two pins (e.g., IN+ and IN-). Plus or minus components of V_{IN} , where differential $V_{IN} = V_{IN+} - V_{IN-}$.
12, 15	TEST	Test Pin	Test pin. Connect to GND for proper circuit operation.
13, 14	OUT	Outputs (+ or -)	Differential output pins, using two pins (e.g., OUT+ and OUT-). Complementary with respect to V_{REFOUT} . Differential $V_{OUT} = V_{OUT+} - V_{OUT-}$.
16	VS	Supply Voltage	Analog supply voltage pin (5V nominal). Should be bypassed to GND with $1\mu F$ and $.01\mu F$ capacitors.

Connection Notes

- 1. All inputs and outputs are labeled with plus (+) and minus (-) signs. Polarity is labeled for reference and can be selected externally by reversing pin connections.
- 2. All analog output pins are "hard-wired" to internal output devices and should be left open if not used. V_{OUT+} and V_{OUT-} should not be tied together as unnecessary power will be dissipated.
- 3. When the signal input is single-ended, the other half of the unused differential input must be connected to a DC common-mode reference (usually V_{REFOUT}, 2.5V).

Typical Performance Characteristics



Theory of Operation

Reference Configuration

Lattice 🔽 VANTIS


In the specifications table, specific filter configurations are referred to, such as the CC051042. This is simply a shorthand notation for the classical filter type that includes all the characteristic parameters of the particular configuration. In this case, the CC refers to complete Chebyshev, or a Chebyshev ripple response in both the pass and stopbands of the filter. Another common name for this type of filter is the Elliptic family of filters. The next set of numbers, "05" refers to the order of the filter. In the case of ispPAC80 this will always be fifth order. The next two digits signify the reflection coefficient (rf), in this case 10%, and has a direct mathematical relationship to the passband ripple magnitude of the filter, where the passband ripple expressed in dB = $10*Log(1-rf^2)$. The final two digits are the passband to stopband attenuation ratio expressed as an angle, in this case 42 degrees or 1.49 $(1/\sin((\pi/180)^*42))$. This configuration corresponds to the elliptical filter with the ID# 3083 (Fp=50.00kHz;

Figure 1. Simplified ispPAC80 Filter Core Schematic

Fc=56.23kHz) in the filter configuration database utility of PAC-Designer. Because of the almost limitless number of configurations realizable with ispPAC80, standard test configurations had to be chosen. The Elliptical family was chosen since it has many parameters that can be easily and directly measured to insure that all the internal circuits of ispPAC80 are operating correctly.

SPI Power-On Condition

The SPI shift register is always reset to all zeroes when an ispPAC80 powers on. That means that if the ENSPI pin is high at power on, the initial configuration will be set to a gain of 1X (0dB) and configuration "A" is selected as the "wake-up" configuration. The only way to prevent this behavior would be to hold the ENSPI pin low while applying power to the device. Because this is usually impractical, it is advised that if the ispPAC80 is used in SPI mode that it be reloaded to the desired first configuration every time power is cycled to the device and/or that



Theory of Operation (Continued)

the "A" configuration memory hold the desired "wake up" filter response.

Table 1. SPI Control Bit Sequence

Lattice 🕤 VANTIS

bit-7	bit-6	bit-5	bit-4	bit-3	bit-2	bit-1	bit-0
PG2	PG1	A/B	CAL	Х	Х	Х	Х

Table 2. Gain Bit Settings

Gain Setting	PG2	PG1
1X (0dB)	0	0
2X (6dB)	0	1
5X (14dB)	1	0
10X (20dB)	1	1

A/B Configuration

Two complete configurations can be stored in the E^2 memory of the ispPAC80. Selection of either the "A" or "B" configuration in real time is accomplished with the device in the SPI interface mode (ENSPI pin = logic high). An eight-bit string is read into the ispPAC80 in the following order: four "don't care" bits followed by a CAL command bit, the A/B configuration setting and gain bits PG2 and PG1.

JTAG User Bits

There are a number of user configured E^2 bits that control various aspects of and can all be accessed somewhere in either the pull-down menus or directly in the schematic design entry screen of the PAC-Designer software interface to the ispPAC80. See the online help associated with the ispPAC80 in PAC-Designer for more details of how to set/program various operation modes. The list of control E^2 bits available is listed in Table 3.

Symbol	Name	Description
FreqRange Bit	Hi/Lo Frequency Range Bit	Depending on the corner frequency, the frequency range bit is automati- cally set from within PAC-Designer to optimize the transfer function response of the ispPAC80. Exists for both the A and B user strings. Can be overridden from within PAC-Designer from the edit symbol dialog.
UES Bits	User Electronic Signature	These are uncommitted E2 bits that can be used to store device information for future reference. The ispPAC80 contains 21 UES bits. These bits are accessible from within PAC-Designer by using the Edit Symbol, UES Bits command. Part of user configuration string A only.
Cap Bits	Capacitor Selection Bits	Varying length data words for each of the 7 configuration capacitors of the ispPAC80. There is a complete set of 70 bits total for each user configura- tion string, A and B.
A/B Bit	Initial Configuration Select	With the A/B bit set to "A" (a logic 0), the device will power up in the configuration stored in user string A. The designations of A or B would have been determined initially in the design environment using PAC-Designer. It is also possible to designate the B user string as the initial or "wake up" configuration, although this is not recommended as it blocks the algorithm required to do a "blind" verification of the A configuration of a previously programmed device. This is determined from within PAC-Designer in the edit symbol dialog.
PG1 & PG2 Bits	Programmable Gain Bits	Contained only in the A configuration string. Can also be modified under SPI control. Refer to Table 2 for bit setting specifics.
ESF	Electronic Security Fuse	Setting this bit causes all subsequent readouts of the device configuration to be disabled (JTAG Verify commands). Can be reset by performing a JTAG user (USRA) bulk erase commands and reprogramming the device. This feature is used to prevent unauthorized readout of the device's configuration.

Table 3. JTAG User Configuration Bits

Theory of Operation (Continued)

Differential I/O. Differential peak-peak voltage is determined by knowing the signal extremes on both differential input or output pins. For example, if V(+) equals 4V and V(-) equals 1V, the differential voltage is defined as V(+)- V(-) = V diff, or 4V - 1V = +3V. Since either polarity can exist on differential I/O pins, it is also possible for the opposite extreme to exist and would mean when V(+) equals 1V and V(-) equals 4V, the differential voltage is now 1V-4V = -3V. To calculate the differential peak-peak voltage or full signal swing, the absolute difference between the two extreme Vdiff's is calculated. Using the previous examples would result in |(+3V) - (-3V)| = 6V. It can be immediately seen that true differential signals result in a doubling of usable dynamic range. For more explanation of this and other differential circuit benefits, please refer to application note AN6019.

Single-ended Input. To connect the ispPAC80 differential input to a single-ended signal, one of the differential inputs needs to be connected to a DC bias, preferably $VREF_{OUT}$. The input signal must either be AC coupled or have a DC bias equal to the DC level of the other input. Since the input voltage is defined as V_{IN+} V_{IN-}, the common mode level is ignored. The signal information is only present on one input, the other being connected to a voltage reference.

Single-ended Output. Connecting the output to a singleended circuit is simpler still. Simply connect one-half of the differential output, but not the other. Either output conveys the signal information, just at half the magnitude of the differential output. The DC level of the singleended output will be VREF_{OUT}. If the load is not AC coupled and is at a DC potential other than VREF_{OUT}, the load draws a constant current. Using one of the differential outputs halves the available output voltage swing $(3V_{p-p}$ versus $6V_{p-p}$). If the load requires DC current, the amount available for voltage swing is reduced. The output is capable of 10mA, so any DC current raises the minimum allowable load impedance.

Input Common-Mode Voltage Range

For the ispPAC80, both maximum input signal range and corresponding common-mode voltage range are a function of the input gain setting. The maximum input voltage times the gain of an individual PACblock cannot exceed the output range of that block or clipping will occur. The maximum guaranteed input range is 1V to 4V, with an extended typical range of 0.7V to 4.3V for a 5V supply voltage.

The input common-mode voltage is $V_{CM} = (V_{CM+} + V_{CM-})/2$. When the value of V_{CM} is 2.5V, there are no further input restrictions other than the previously mentioned clipping consideration. This is easily achieved when the input signal is true differential and referenced to 2.5V.

When V_{CM} is not 2.5V and the gain setting is greater than one, distortion will occur when the maximum input limit is reached for a particular gain. The lowest V_{CM} for a given gain setting is expressed by the formula, V_{CM} = 0.675V + 0.584G·V_{IN} where G is the gain setting and V_{IN} is the peak input voltage, expressed as $|V_{IN+} - V_{IN-}|$ and the highest V_{CM} is V_{CM+} = 5.0V - V_{CM-} where 5V is the nominal supply voltage.

In Table 4, the maximum $V_{\rm IN}$ for a given V_{CM-} to V_{CM+} range is given. If the maximum $V_{\rm IN}$ is known, find the equivalent or greater value under the appropriate gain column and the widest range for V_{CM} will be found horizontally across in the left-most two columns. Only a V_{CM} range equal to or less than this will give distortion-free performance. Conversely, if the maximum V_{CM} range is known, the largest acceptable peak value of $V_{\rm IN}$ can be found in the corresponding gain column. All values of $V_{\rm IN}$ less than this will give full rated performance.

Table 4. Input Common-Mode Voltage Range	
Limitations	

G=5 G=10 111 0.056 146 0.073
146 0.073
400 0.000
180 0.090
214 0.107
248 0.124
283 0.141
317 0.158
351 0.176
385 0.193
420 0.210
454 0.227
488 0.244
522 0.261
557 0.278
591 0.295
600* 0.300*
625 0.313

*Peak input voltage for guaranteed performance at a given gain setting.

Software-Based Design Environment

Design Entry Software

Lattice 🔨 VANTIS

Designers configure the ispPAC80 and verify its performance using PAC-Designer, an easy-to-use, Microsoft Windows compatible program. Circuit designs are entered graphically and then verified, all within the PAC-Designer environment. Full device programming is supported using PC parallel port I/O operations and a download cable connected to the serial programming interface of the ispPAC80. A database of filter configurations is included with thousands of possible implementations to choose from. In addition, comprehensive on-line and printed documentation is provided that covers all aspects of PAC-Designer operation.

The PAC-Designer schematic window, shown in Figure 2, provides access to all configurable ispPAC80 elements via its graphical user interface. All analog input

and output pins are represented. Static or nonconfigurable pins such as power, ground, V_{REFOUT} , and the serial digital interface are omitted for clarity. Any element in the schematic window can be accessed via mouse operations as well as menu commands. When completed, configurations can be saved, simulated, and downloaded to devices.

PAC-Designer operation can be automated and extended by using custom-designed Visual Basic[™] programs that set the interconnections and the parameters of ispPAC products. More information on this and other topics is included in the on-line documentation as well as the PAC-Designer Getting Started Manual.




Figure 2. Initial PAC-Designer Schematic Design Entry Screen



Software-Based Design Environment (Continued)

Design Simulation Capability

A powerful feature of PAC-Designer is its simulation capability, enabling quick and accurate verification of circuit operation and performance. Once a circuit is configured via the interactive design process, gain and phase response between any input and output can then be determined. This function is part of the simulator capability which derives a transfer equation between the two points and then sweeps it over the user-specified frequency range. Figure 3 shows a typical screen plot of the gain/phase simulator. In it are the input to output response curves of an Elliptical and a Butterworth response stored in configuration A and B respectively. These are the two options specified in the design screen window shown in Figure 2.

The simulator is capable of displaying up to four separate input to output responses. This allows multiple signals to be viewed as well as intermediate results of component changes so performance comparisons can be made. There is also a user-positioned crosshair cursor that intersects the curves on the plot, and reads out the gain and frequency in the lower right hand corner of the plot window when activated.




Figure 3. PAC-Designer Simulation Plot Screen



Lattice 🕤 VANTIS

In-System Programmability

In-System Programming

The ispPAC80 is an in-system programmable device. This is accomplished by integrating all high voltage programming circuitry on-chip. Programming is performed through a 5-wire, IEEE 1149.1 compliant serial port interface at normal logic levels. Once a device is programmed, all configuration information is stored on-chip, in non-volatile E²CMOS memory cells. The specifics of the IEEE 1149.1 serial interface are described in the interface section of this data sheet.

User Electronic Signature

A user electronic signature (UES) feature is included in the E² memory of the ispPAC80. It contains 21 bits that can be configured by the user to store unique data such as ID codes, revision numbers or inventory control data.

Electronic Security

An electronic security "fuse" (ESF) bit is provided in every ispPAC80 device to prevent unauthorized readout of the E^2 CMOS user bit patterns. Once programmed, this cell prevents further access to the functional user bits in the device. This cell can only be erased by reprogramming

the device, so the original configuration can not be examined once programmed. Usage of this feature is optional.


Production Programming Support

Once a final configuration is determined, an ASCII format JEDEC file is created using the PAC-Designer software. Devices can then be ordered through the usual supply channels with the user's specific configuration already preloaded into the devices. By virtue of its standard interface, compatibility is maintained with existing production programming equipment, giving customers a wide degree of freedom and flexibility in production planning.

Evaluation Fixture

Included in the basic ispPAC80 Design Kit is an engineering prototype board that can be connected to the parallel port of a PC. It demonstrates proper layout techniques for the ispPAC80 and can be used in real time to check circuit operation as part of the design process. Input and output connections as well as a "breadboard" circuit area are provided to speed debugging of the circuit.

Figure 4. Configuring the ispPAC80 "In-System" from a PC Parallel Port



IEEE Standard 1149.1 Interface

Serial Port Programming Interface


Communication with the ispPAC80 is facilitated via an IEEE 1149.1 test access port (TAP). It is used by the ispPAC80 as a serial programming interface, and not for boundary scan test purposes. There are no boundary scan logic cells in the ispPAC80 architecture. This does not prevent the ispPAC80 from functioning correctly, however, when placed in a valid serial chain with other IEEE 1149.1 compliant devices.

A brief description of the ispPAC80 serial interface follows. For complete details of the reference specification, refer to the publication, Standard Test Access Port and Boundary-Scan Architecture, IEEE Std 1149.1-1990 (which now includes IEEE Std 1149.1a-1993).

Overview

An IEEE 1149.1 test access port (TAP) provides the control interface for serially accessing the digital I/O of the ispPAC80. The TAP controller is a state machine driven with mode and clock inputs. Under the correct protocol, instructions are shifted into an instruction register which then determines subsequent data input, data output, and related operations. Device programming is performed by addressing the user register, shifting data in, and then executing a program user instruction, after which the data is transferred to internal E²CMOS cells. It is these non-volatile cells that determine the configuration of the ispPAC80. By cycling the TAP controller through the necessary states, data can also be shifted

Figure 5. ispPAC80 TAP Registers



out of the user register to verify the current ispPAC20 configuration. Instructions exist to access all data registers and perform internal control operations.

For compatibility between compliant devices, two data registers are mandated by the IEEE 1149.1 specification. Others are functionally specified, but inclusion is strictly optional. Finally, there are provisions for optional data registers defined by the manufacturer. The two required registers are the bypass and boundary-scan registers. For ispPAC80, the bypass register is a 1-bit shift register that provides a short path through the device when boundary testing or other operations are not being performed. The ispPAC80, as mentioned, has no boundary scan logic and therefore no boundary scan register. All instructions relating to boundary scan operations place the ispPAC80 in the BYPASS mode to maintain compliance with the specification. The optional identification register described in IEEE 1149.1 is also included in the ispPAC80. One additional data register included in the TAP of the ispPAC80 is the Lattice defined user register. Figure 5 shows how the instruction and various data registers are placed in an ispPAC80.

TAP Controller Specifics

The TAP is controlled by the Test Clock (TCK) and Test Mode Select (TMS) inputs. These inputs determine whether an Instruction Register or Data Register operation is performed. Driven by the TCK input, the TAP consists of a small 16-state controller design. In a given state, the controller responds according to the level on the TMS input as shown in Figure 16. Test Data In (TDI) and TMS are latched on the rising edge of TCK, with Test Data Out (TDO) becoming valid on the falling edge of TCK. There are six steady states within the controller: Test-Logic-Reset, Run-Test/Idle, Shift-Data-Register, Pause-Data-Register, Shift-Instruction-Register, and Pause-Instruction-Register. But there is only one steady state for the condition when TMS is set high: the Test-Logic-Reset state. This allows a reset of the test logic within five TCKs or less by keeping the TMS input high. Test-Logic-Reset is the power-on default state.

When the correct logic sequence is applied to the TMS and TCK inputs, the TAP will exit the Test-Logic-Reset state and move to the desired state. The next state after Test-Logic-Reset is Run-Test/Idle. Until a data or instruction scan is performed, no action will occur in Run-Test/ Idle (steady state = idle). After Run-Test/Idle, either a data or instruction scan is performed. The states of the Data and Instruction Register blocks are identical to each other differing only in their entry points. When either block

IEEE Standard 1149.1 Interface (Continued)

is entered, the first action is a capture operation. For the Data Registers, the Capture-DR state is very simple: it captures (parallel loads) data onto the selected serial data path (previously chosen with the appropriate instruction). For the Instruction Register, the Capture-IR state will always load the IDCODE instruction. It will always enable the ID Register for readout if no other instruction with mandated bit codes, allows a "blind" interrogation of any device in a compliant IEEE 1149.1 serial chain.


From the Capture state, the TAP transitions to either the Shift or Exit1 state. Normally the Shift state follows the Capture state so that test data or status information can be shifted out or new data shifted in. Following the Shift state, the TAP either returns to the Run-Test/Idle state via the Exit1 and Update states or enters the Pause state via Exit1. The Pause state is used to temporarily suspend the shifting of data through either the Data or Instruction Register while an external operation is performed. From the Pause state, shifting can resume by reentering the Shift state via the Exit2 state or be terminated by entering the Run-Test/Idle state via the Exit2 and Update states. If the proper instruction is shifted in during a Shift-IR operation, the next entry into Run-Test/Idle initiates the test mode (steady state = test). This is when the device is actually programmed, erased or verified. All other instructions are executed in the Update state.

Test Instructions

Like data registers, the IEEE 1149.1 standard also mandates the inclusion of certain instructions. It outlines the function of three required and six optional instructions. Any additional instructions are left exclusively for the manufacturer to determine. The instruction word length is not mandated other than to be a minimum of 2-bits, with only the BYPASS and EXTEST instruction code patterns being specifically called out (all ones and all zeroes respectively). The ispPAC80 contains the required minimum instruction set as well as one from the optional instruction set. In addition, there are several proprietary instructions that allow the device to be configured and verified. For ispPAC80, the instruction word length is 5bits. All ispPAC80 instructions available to users are shown in Table 5.

BYPASS is one of the three required instructions. It selects the Bypass Register to be connected between TDI and TDO and allows serial data to be transferred through the device without affecting the operation of the

Figure 6. Test Access Port (TAP) Contoller State Diagram



Note: The value shown adjacent to each state transition in this figure represents the signal present at TMS at the time of a rising edge at TCK.

IEEE Standard 1149.1 Interface (Continued)

Table 5. ISPEACOUTAE Instructions					
Instruction	Code	Description			
EXTEST	00000	External test. Default to BYPASS.			
ADDUSR	00001	Address user data register (A or B).			
ABE	00010	User A bulk erase.			
BBE	00011	User B bulk erase.			
VERA	00100	Verify User A data register.			
VERB	00101	Verify User B data register.			
PRGA	00110	Program User A data register.			
PRGB	00111	Program User B data register.			
ENCAL	01100	Enable calibration sequence.			
IDCODE	01101	Read identification data register.			
SAMPLE	11110	Sample/preload. Default to BYPASS.			
BYPASS	11111	Bypass (connect TDI to TDO).			
•		TAP Inst/PAC8(

Table 5 isnPAC80 TAP Instructions

TAP Inst/PAC80


ispPAC80. The bit code of this instruction is defined to be all ones by the IEEE 1149.1 standard.

The required SAMPLE/PRELOAD instruction dictates the Boundary-Scan Register be connected between TDI and TDO. The ispPAC80 has no boundary-scan register, so for compatibility it defaults to the BYPASS mode whenever this instruction is received. The bit code for this instruction is defined by Lattice as shown in Table 5.

The EXTEST (external test) instruction is required and would normally place the device into an external boundary test mode while also enabling the Boundary-Scan Register to be connected between TDI and TDO. Again, since the ispPAC80 has no boundary-scan logic, the device is put in the BYPASS mode to ensure specification compatibility. The bit code of this instruction is defined by the 1149.1 standard to be all zeros.

The optional IDCODE (identification code) instruction is incorporated in the ispPAC80 and leaves it in its functional mode when executed. It selects the Device Identification Register to be connected between TDI and TDO. The Identification Register is a 32-bit shift register containing information regarding the IC manufacturer, device type and version code (see Figure 7). Access to the Identification Register is immediately available, via a TAP data scan operation, after power-up of the device, or by issuing a Test-Logic-Reset instruction. The bit code for this instruction is defined by Lattice as shown in Table 5.

Figure 7. Identification Code (IDCODE) 32-Bit Binary Word for Lattice ispPAC20



ADDUSR (address user register) instruction is a Lattice defined instruction that selects the user register to be shifted during a Shift-DR operation. Normal operation of a device is not interrupted by this instruction. It precedes a PRGA or PRGB (program user A or B) instruction to shift in a new configuration from the user register into either the A or B configuration memory, and follows a VERA or VERB (verify user A or B) instruction to shift out the current configuration of either A or B configuration memory into the user register. The bit code for this instruction is shown in Table 5.

The **PRGA** and **PRGB** (program user A or B) are Lattice instructions that enable the data shifted into the user register to be programmed into the non-volatile E²CMOS memory of the ispPAC80 and thereby alter either or both of its two user configurations. The user register is a 96bit shift register that contains all the user-controlled parametric data pertaining to the configuration of the ispPAC80. NOTE: Although the user register length is 96 bits, only the "A" configuration is that long. The device gain setting bits, UES bits, and security fuse bit are all part of the "A" configuration memory and are not stored at all in "B" memory, which only contains the unique capacitor settings of that configuration. When initially programming or reprogramming the ispPAC80 with software other than PAC-Designer, or an authorized third-party programmer (e.g., via microcontroller, refer to the Lattice application note covering the required algorithms necessary for complete JTAG device programming control of the ispPAC80, specific bit assignments, word lengths, etc.). Normal operation of the device is interrupted during the actual programming time. A programming operation does not begin until entry of the Run-Test/Idle state. The time required to insure data

IEEE Standard 1149.1 Interface (Continued)

retention is given in the TAP signal specifications table. The user must ensure that the recommended programming times are observed. The bit code for these instructions is shown in Table 5.

VERA and VERB (verify user A or B) are the next Lattice instructions and cause the current A or B configurations of the ispPAC80 to be loaded into the user register. This operation doesn't interrupt operation of the device. The current configuration of either the A or B configuration memory can then be shifted out of the user register immediately after an ADDUSR instruction is executed. NOTE: The verification of memory configuration "A" is possible only when the A/B bit is set to a logic 0. This must be taken into account if verify will be performed at a later time on parts with unknown configurations (refer to the Lattice application note covering the required algorithms necessary for complete JTAG device programming control of the ispPAC80, specific bit assignments, word lengths, etc.). If the A/B bit has been set to a logic 1, it will not be possible to do a VERA command properly. The bit code for this instruction is shown in Table 5.

ENCAL (enable calibration) is a Lattice instruction that enables the start of an auto-calibration sequence. This operation causes all outputs of the device to go to 2.5V until the calibration sequence is completed (see timing specifications). As with the programming instructions above, calibration does not begin until entry of the Run-Test/Idle state. The completion of the calibration is not dependent, however, on any further TAP control. This means the state of the TAP can be returned immediately to the Test-Logic-Reset state. The only consideration would be to not clock the TAP during critical analog operations. The first several milliseconds of the calibration routine are consumed waiting for configurations to settle, though, leaving more than enough time to clock the TAP back to the Test-Logic-Reset state. The bit code for this instruction is shown in Table 5.

The last Lattice instructions are **ABE** and **BBE** (user A or B bulk erase). Operation of the device is interrupted during an ABE or BBE, during which all inputs are disconnected and all outputs driven to VREFOUT (2.5V). To economize internal circuitry, programming can only be selectively done in one direction (from zeroes to ones). The ABE and BBE are used to return all user bits to a zero state at the same time. An ABE or BBE usually proceeds a PRGA or PRGB operation, otherwise one to zero changes would not be implemented. It can also be used to erase all configuration information from a device and is the default condition of parts shipped from the factory. The same programming time constraints apply to ABE and BBE as for PRGA and PRGB. The bit code for this instruction is shown in Table 5.


The ADDUSR, BYPASS, EXTEST, IDCODE and SAMPLE/PRELOAD instructions are all executed in the Update-IR state. Other instructions: PRGUSR, VERUSR and UBE are executed upon entry of the Run-Test/Idle state.

It is recommended that when all serial interface operations are completed, the TAP controller be reset and left in the Test-Logic-Reset state (the power-up default) and the TCK and TMS inputs idled. This will insure the best analog performance possible by minimizing the effects of digital logic "feed-through."



Package Diagrams

<u>16-Pin Plastic PDIP</u> Dimensions in Inches MIN./MAX.



(Dimensions in millimeters, shown in parenthesis, are for reference only)

<u>16-Pin Plastic SOIC</u> Dimensions in Inches MIN./MAX.

(Dimensions in millimeters, shown in parenthesis, are for reference only)

