## General Description

The MAX4550/MAX4570 serial-interface, programmable, dual $4 \times 2$ audio/video crosspoint switches are ideal for multimedia applications. Each device contains two identical crosspoint switch arrays, each with four inputs and two outputs. To improve off-isolation, use the additional crosspoint inputs SA and SB as shunts. Each output is selectively programmable for clickless or regular mode operation. A set of internal resistive voltagedividers supplies DC bias for each output when using AC-coupled inputs. Additionally, four auxiliary outputs control additional circuitry via the MAX4550/MAX4570's 2-wire or 3-wire interface.
The MAX4550/MAX4570 feature $80 \Omega$ on-resistance, $10 \Omega$ on-resistance matching between channels, $5 \Omega$ onresistance flatness, and $0.014 \%$ total harmonic distortion. Additionally, they feature off-isolation of at least -110 dB in the audio frequency range and -78 dB at 4 MHz , with -95 dB crosstalk in the audio frequency range and -54 dB at 4 MHz . The MAX4550 uses a 2 -wire $1^{2} \mathrm{C}$-compatible serial interface, while the MAX4570 uses a 3-wire SPITM/QSPITM or MICROWIRE ${ }^{\text {TM }}$-compatible serial interface. These parts are available in 28-pin SSOP and wide SO packages and are tested over either the commercial $\left(0^{\circ} \mathrm{C}\right.$ to $\left.+70^{\circ} \mathrm{C}\right)$ or extended $\left(-40^{\circ} \mathrm{C}\right.$ to $\left.+85^{\circ} \mathrm{C}\right)$ operating temperature range.

Applications
Set-Top Boxes
PC Multimedia Boards
High-End Audio Systems
Video Conferencing Systems
Ordering Information

| PART | TEMP. RANGE | PIN-PACKAGE |
| :--- | :---: | :--- |
| MAX4550CAI | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | 28 SSOP |
| MAX4550CWI | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | 28 Wide SO |
| MAX4550EAI | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 28 SSOP |
| MAX4550EWI | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 28 Wide SO |
| MAX4570CAI | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | 28 SSOP |
| MAX4570CWI | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | 28 Wide SO |
| MAX4570EAI | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 28 SSOP |
| MAX4570EWI | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 28 Wide SO |

${ }^{2} \mathrm{C}$ is a trademark of Philips Corp.
SPI/QSPI are trademarks of Motorola, Inc.
MICROWIRE is a trademark of National Semiconductor Corp.

- Selectable Soft Switching Mode for Clickless Audio Operation
- $43 \Omega$ Typical On-Resistance ( $\pm 5 \mathrm{~V}$ Supplies)
- $5 \Omega$ Typical On-Resistance Matching Between Channels
- $4 \Omega$ Typical On-Resistance Flatness
- 0.014\% Total Harmonic Distortion with $1 \mathrm{k} \Omega$ Load
- -110dB Off-Isolation at 20kHz
-78 dB Off-Isolation at 4 MHz
- -95dB Crosstalk at 20kHz
-54 dB Crosstalk at 4 MHz
- Serial Interface

2-Wire, Fast-Mode, ${ }^{2}$ ²-Compatible (MAX4550)
3-Wire, SPI/QSPI/MICROWIRE-Compatible (MAX4570)

- Four Auxiliary Outputs that Extend $\mu$ P Ports
- Single-Supply Operation: +2.7V to +5.5V

Dual-Supply Operation: $\pm 2.7 \mathrm{~V}$ to $\pm 5.5 \mathrm{~V}$
Pin Configuration


Functional Diagram appears at end of data sheet.

# Serially Controlled, Dual 4x2, Clickless Audio/Video Analog Crosspoint Switches 

## ABSOLUTE MAXIMUM RATINGS

|  <br> V- to GND $\qquad$ +0.3 V to -6 V <br> NO__, S_, BIAS, COM_, Q_ A1, DOUT to GND <br> (Note 1). $\qquad$ $0(\mathrm{~V}++0.3 \mathrm{~V})$ <br> $\overline{C S}$, SCLK, DIN, SCL, SDA, A0 to GND $(\mathrm{V}--0.3 \mathrm{~V})$ to $(\mathrm{V}++0.3 \mathrm{~V})$ <br> Continuous Current into Any Terminal $\qquad$ $\pm 10 \mathrm{~mA}$ <br> Peak Current, NO $\qquad$ S_, COM $\qquad$ <br> (pulsed at $1 \mathrm{~ms}, 10 \%$ duty cycle max) $\qquad$ |
| :---: |
|  |  |
|  |  |
|  |  |
|  |  |
|  |  |
|  |  |
|  |  |

Continuous Power Dissipation ( $\mathrm{T}_{\mathrm{A}}=+70^{\circ} \mathrm{C}$ )
28 -Pin SSOP (derate $9.52 \mathrm{~mW} /{ }^{\circ} \mathrm{C}$ above $+70^{\circ} \mathrm{C}$ ) ......... 762 mW 28 -Pin Wide SO (derate $12.5 \mathrm{~mW} /{ }^{\circ} \mathrm{C}$ above $+70^{\circ} \mathrm{C}$ ) ... 1000 mW Operating Temperature Ranges

MAX4550C_I/MAX4570C_I $\qquad$ $-0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ MAX4550E_I/MAX4570E_I $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$
Storage Temperature Range ............................. $65^{\circ} \mathrm{C}$ to $+160^{\circ} \mathrm{C}$
Lead Temperature (soldering, 10sec) ............................. $300^{\circ} \mathrm{C}$

Note 1: Signals on $\mathrm{NO}_{-}$, $\mathrm{S}_{-}$, or $\mathrm{COM}_{-}$exceeding $\mathrm{V}_{+}$or V- are clamped by internal diodes. Limit forward-diode current to maximum current rating.
Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

## ANALOG ELECTRICAL CHARACTERISTICS—Dual Supplies

$\left(\mathrm{V}+=+5 \mathrm{~V} \pm 5 \%, \mathrm{~V}-=-5 \mathrm{~V} \pm 5 \%, \mathrm{~T}_{\mathrm{A}}=\mathrm{T}_{\mathrm{MIN}}\right.$ to $\mathrm{T}_{\mathrm{MAX}}$, unless otherwise noted. Typical values are at $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$.) (Note 2)

| PARAMETER | SYMBOL | CONDITIONS |  | MIN | TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| ANALOG SWITCHES |  |  |  |  |  |  |  |
| Analog Signal Range (Note 3) | $\mathrm{V}_{\mathrm{NO}}$ VCOM Vs |  |  | V- |  | V+ | V |
| On-Resistance | Ron | $\begin{aligned} & \text { ICOM_- }=4 \mathrm{~mA}, \\ & \mathrm{VNO}_{--} \text {or } \mathrm{Vs}= \pm 3.0 \mathrm{~V}, \\ & \mathrm{~V}_{+}=4.75 \mathrm{~V}, \mathrm{~V}-=-4.75 \mathrm{~V} \end{aligned}$ | $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$ |  | 43 | 80 | $\Omega$ |
|  |  |  | $\mathrm{T}_{\text {A }}=\mathrm{T}_{\text {MIN }}$ to $\mathrm{T}_{\text {MAX }}$ |  |  | 100 |  |
| COM__ to NO__ or S_ On-Resistance Match Between Channels (Note 4) | $\Delta \mathrm{RON}$ | $\begin{aligned} & \mathrm{I}_{\mathrm{COM}}^{--}=4 \mathrm{~mA}, \\ & \mathrm{~V}_{\mathrm{NO}}^{--} \text {or } \mathrm{VS}= \pm 3.0 \mathrm{~V}, \\ & \mathrm{~V}_{+}=4.75 \mathrm{~V}, \mathrm{~V}_{-}=-4.75 \mathrm{~V} \end{aligned}$ | $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$ |  | 5 | 10 | $\Omega$ |
|  |  |  | $\mathrm{T}_{\text {A }}=\mathrm{T}_{\text {MIN }}$ to $\mathrm{T}_{\text {MAX }}$ |  |  | 10 |  |
| COM__ to NO__ or S_ On-Resistance Flatness (Note 5) | $\triangle$ RFLAT(ON) | $\begin{aligned} & \mathrm{ICOM}_{--}=4 \mathrm{~mA} ; \\ & \mathrm{VNO}_{\mathrm{NO}} \text { or } \mathrm{VS}_{\mathrm{S}}= \pm 3.0 \mathrm{~V}, 0 ; \\ & \mathrm{V}_{+}=4.75 \mathrm{~V} ; \mathrm{V}_{-}=-4.75 \mathrm{~V} \end{aligned}$ | $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$ |  | 4 | 5 | $\Omega$ |
|  |  |  | $\mathrm{T}_{\text {A }}=\mathrm{T}_{\text {MIN }}$ to $\mathrm{T}_{\text {max }}$ |  |  | 8 |  |
| NO__or S_Off-Leakage Current (Note 6) | NO_(OFF) | $\mathrm{V}_{\mathrm{NO}}{ }^{-}$or $\mathrm{V}_{\mathrm{S}}= \pm 4.5 \mathrm{~V}$, $\mathrm{V}_{\mathrm{COM}}=\mp 4.5 \mathrm{~V}$,$\mathrm{V}+=5.25 \mathrm{~V}, \mathrm{~V}-=-5.25 \mathrm{~V}$ | $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$ | -1 | 0.01 | 1 | nA |
|  |  |  | $\mathrm{T}_{\text {A }}=\mathrm{T}_{\text {MIN }}$ to $\mathrm{T}_{\text {MAX }}$ | -10 |  | 10 |  |
| COM__Off-Leakage Current (Note 6) | ICOM_(OFF) | $\mathrm{V}_{\mathrm{NO}} \quad$ or $\mathrm{V}_{\mathrm{S}}= \pm 4.5 \mathrm{~V}$, $\mathrm{V}_{\mathrm{COM}}=\mp 4.5 \mathrm{~V}$,$\mathrm{V}+=5.25 \mathrm{~V}, \mathrm{~V}-=-5.25 \mathrm{~V}$ | $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$ | -5 | 0.01 | 5 | nA |
|  |  |  | $\mathrm{T}_{\text {A }}=\mathrm{T}_{\text {MIN }}$ to $\mathrm{T}_{\text {MAX }}$ | -10 |  | 10 |  |
| COM__On-Leakage Current (Note 6) | ICOM_(ON) | $\mathrm{V}_{\mathrm{NO}}$ or $\mathrm{VS}_{\mathrm{S}}=$ floating, $\mathrm{V}_{\mathrm{COM}}= \pm 4.5 \mathrm{~V}$,$\mathrm{V}_{+}=\overline{5} .25 \mathrm{~V}, \mathrm{~V}-=-5.25 \mathrm{~V}$ | $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$ | -5 | 0.01 | 5 | nA |
|  |  |  | $\mathrm{T}_{\text {A }}=\mathrm{T}_{\text {MIN }}$ to $\mathrm{T}_{\text {MAX }}$ | -20 |  | 20 |  |
| AUDIO PERFORMANCE |  |  |  |  |  |  |  |
| Total Harmonic Distortion plus Noise | THD + N | $\begin{aligned} & \mathrm{fIN}=1 \mathrm{kHz}, \mathrm{R}_{\mathrm{L}}=1 \mathrm{k} \Omega, \mathrm{~V}_{\mathrm{NO}} \text { o or } \mathrm{V}_{S_{-}}=1 \mathrm{~V}_{\mathrm{RMS}}, \\ & \mathrm{~V}_{\mathrm{NO}} \text { or } \mathrm{V}_{\mathrm{S}}=0 \end{aligned}$ |  |  | 0.014 |  | \% |
| Off-Isolation (Note 7) | VISO(A) | $\begin{aligned} & \mathrm{V}_{\mathrm{NO}}=1 \mathrm{~V}_{\mathrm{RMS},} \mathrm{f} \mathrm{IN}=20 \mathrm{kHz}, \\ & \mathrm{R}_{\mathrm{L}}=10 \mathrm{k} \Omega, \mathrm{~S}=\mathrm{GND} \end{aligned}$ | , Shunt switch on |  | -110 |  | dB |
|  |  |  | Shunt switch off |  | -80 |  |  |
| Channel-to-Channel Crosstalk | $\mathrm{V}_{\text {cta }}(\mathrm{A})$ | $\mathrm{V}_{\mathrm{NO}}$ __ or $\mathrm{VS}_{-}=1 \mathrm{~V}_{\mathrm{RMS}}, \mathrm{fIN}=20 \mathrm{kHz}$, <br> $\mathrm{RL}=\overline{10} \mathrm{k} \Omega$, three channels driven at 20 kHz |  |  | -95 |  | dB |

# Serially Controlled, Dual 4x2, Clickless Audio/Video Analog Crosspoint Switches 

## ANALOG ELECTRICAL CHARACTERISTICS—Dual Supplies (continued)

$\left(\mathrm{V}_{+}=+5 \mathrm{~V} \pm 5 \%, \mathrm{~V}-=-5 \mathrm{~V} \pm 5 \%, \mathrm{~T}_{\mathrm{A}}=\mathrm{T}_{\text {MIN }}\right.$ to $\mathrm{T}_{\text {MAX }}$, unless otherwise noted. Typical values are at $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$.) (Note 2)

| PARAMETER | SYMBOL | CONDITIONS |  | MIN | TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| VIDEO PERFORMANCE |  |  |  |  |  |  |  |
| Off-Isolation | VISO(V) | $\begin{aligned} & \mathrm{V}_{\mathrm{NO}}-\text { or } \mathrm{V}_{S}=1 \mathrm{VRMS}, \\ & \mathrm{fiN}_{\mathrm{IN}}=4 \mathrm{MHz}, \mathrm{R}_{\mathrm{L}}=1 \mathrm{k} \Omega \text {, } \\ & \mathrm{S}_{-}=\mathrm{GND} \end{aligned}$ | Shunt switch on |  | -78 |  | dB |
|  |  |  | Shunt switch off |  | -63 |  |  |
| Channel-to-Channel Crosstalk | $\mathrm{V}_{\mathrm{CT}}$ (V) | $\mathrm{V}_{\mathrm{NO}}$ _or $\mathrm{V}_{\mathrm{S}}=1 \mathrm{VRMS}, \mathrm{fin}=4 \mathrm{MHz}$, $R_{L}=-\overline{10} \Omega$, three channels driven at 4 MHz |  | -54 |  |  | dB |
| 0.1dB Bandwidth | BW | $\mathrm{RS}=75 \Omega, \mathrm{RL}=1 \mathrm{k} \Omega$ |  | 14 |  |  | MHz |
| Off-Capacitance | Coff(NO) | $\mathrm{fiN}=1 \mathrm{MHz}$, |  | 11 |  |  | pF |
| DYNAMIC TIMING WITH CLICKLESS MODE DISABLED (Note 8) |  |  |  |  |  |  |  |
| Turn-On Time (Note 9) | tonsD | $\mathrm{V}_{\text {NO__ }}$ or $\mathrm{V}_{\text {S_ }}=1.5 \mathrm{~V}, \mathrm{R}_{\mathrm{L}}=5 \mathrm{k} \Omega$ |  |  | 400 | 900 | ns |
| Turn-Off Time (Note 9) | toffsD | $\mathrm{V}_{\mathrm{NO}}$ __ or $\mathrm{V}_{\mathrm{S}_{-}}=1.5 \mathrm{~V}, \mathrm{R}_{\mathrm{L}}=300 \Omega$ |  |  | 200 | 500 | ns |
| Break-Before-Make Time | tBBM | $\mathrm{V}_{\mathrm{NO}}$ _or $\mathrm{V}_{\mathrm{V}_{\text {_ }}=1.5 \mathrm{~V}}$ |  | 10 | 100 |  | ns |
| DYNAMIC TIMING WITH CLICKLESS MODE ENABLED (Note 8, Figure 5) |  |  |  |  |  |  |  |
| Turn-On Time | tonse | $\mathrm{V}_{\text {NO__ }}$ or $\mathrm{V}_{\text {S_ }}=1.5 \mathrm{~V}, \mathrm{R}_{\mathrm{L}}=5 \mathrm{k} \Omega$ |  |  | 36 |  | ms |
| Turn-Off Time | toffse | $\mathrm{V}_{\mathrm{NO}} \mathrm{C}_{\text {o }}$ or $\mathrm{V}_{\mathrm{S}_{-}}=1.5 \mathrm{~V}, \mathrm{R}_{\mathrm{L}}=300 \Omega$ |  |  | 11 |  | ms |
| BIAS NETWORKS |  |  |  |  |  |  |  |
| Bias Network Resistance | RBIAS | BIASH to BIASL |  | 13 | 20 | 27 | $\mathrm{k} \Omega$ |
| POWER SUPPLIES |  |  |  |  |  |  |  |
| Supply Voltage Range | V+ |  |  | 2.7 |  | 5.25 | V |
|  | V- |  |  | -5.25 |  | 0 |  |
| V+ Supply Current (Note 10) | I+ | Reset condition, $\mathrm{V}_{+}=2.7 \mathrm{~V}$ to 5.25 V |  |  | 7 | 20 | $\mu \mathrm{A}$ |
| V- Supply Current | I- | Reset condition, V- = -5.25V to 0 |  |  |  | -20 | $\mu \mathrm{A}$ |

## ANALOG ELECTRICAL CHARACTERISTICS—Single +5V Supply

$\left(\mathrm{V}_{+}=+5 \mathrm{~V} \pm 5 \%, \mathrm{~V}-=0, \mathrm{~T}_{\mathrm{A}}=\mathrm{T}_{\mathrm{MIN}}\right.$ to $\mathrm{T}_{\mathrm{MAX}}$, unless otherwise noted. Typical values are at $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$.) (Note 2)

| PARAMETER | SYMBOL | CONDITIONS |  | MIN | TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| ANALOG SWITCHES |  |  |  |  |  |  |  |
| Analog Signal Range (Note 3) | $\begin{gathered} \mathrm{V}_{\mathrm{NO}_{--}}, \\ \mathrm{VCOM}_{-}, \\ \mathrm{V}_{-} \end{gathered}$ |  |  | 0 |  | V+ | V |
| On-Resistance | Ron | $\begin{aligned} & \text { ICOM_- }=4 \mathrm{~mA}, \\ & \mathrm{~V}_{\mathrm{NO}}^{--} \text {or } \mathrm{V}_{\mathrm{S}}=3.0 \mathrm{~V}, \\ & \mathrm{~V}_{+}=4.75 \mathrm{~V} \end{aligned}$ | $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$ |  | 60 | 100 | $\Omega$ |
|  |  |  | $\mathrm{T}_{\mathrm{A}}=\mathrm{T}_{\text {MIN }}$ to $\mathrm{T}_{\text {MAX }}$ |  |  | 130 |  |
| On-Resistance Match Between Channels (Note 4) | $\Delta \mathrm{RON}$ | $\begin{aligned} & \hline \mathrm{ICOM}_{--}=4 \mathrm{~mA}, \\ & \mathrm{~V}_{\mathrm{NO}}^{--} \text {or } \mathrm{V}_{S}=3.0 \mathrm{~V}, \\ & \mathrm{~V}_{+}=4.75 \mathrm{~V} \end{aligned}$ | $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$ |  | 5 | 10 | $\Omega$ |
|  |  |  | $\mathrm{T}_{\text {A }}=\mathrm{T}_{\text {MIN }}$ to $\mathrm{T}_{\text {MAX }}$ |  |  | 10 |  |
| On-Resistance Flatness (Note 5) | RFLAt | $\begin{aligned} & \text { ICOM_- }=4 \mathrm{~mA} ; \\ & \mathrm{VNO}_{--} \text {or } \mathrm{Vs}_{S}=1 \mathrm{~V}, 2 \mathrm{~V} \text {, } \\ & 3 \mathrm{~V} ; \overline{\mathrm{V}}_{+}^{+}=4.75 \mathrm{~V} \end{aligned}$ | $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$ |  | 4 | 10 | $\Omega$ |
|  |  |  | $\mathrm{T}_{\text {A }}=\mathrm{T}_{\text {MIN }}$ to $\mathrm{T}_{\text {MAX }}$ |  |  | 15 |  |
| NO__ or S_Off-Leakage Current (Notes 6, 11) | INO__(OFF) | $\begin{aligned} & \mathrm{V}_{\mathrm{NO}} \text { or } \mathrm{V}_{\mathrm{S}_{-}}=4.5 \mathrm{~V}, 1 \mathrm{~V} ; \\ & \mathrm{V}_{\mathrm{COM}}=1 \mathrm{~V}, 4.5 \mathrm{~V} ; \\ & \mathrm{V}_{+}=\overline{5} \overline{2} 5 \mathrm{~V} \end{aligned}$ | $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$ | -1 | 0.01 | 1 | nA |
|  |  |  | $\mathrm{T}_{\mathrm{A}}=\mathrm{T}_{\text {MIN }}$ to $\mathrm{T}_{\text {max }}$ | -10 |  | 10 |  |

## MAXIN

## Serially Controlled, Dual 4x2, Clickless Audio/Video Analog Crosspoint Switches

ANALOG ELECTRICAL CHARACTERISTICS—Single +5V Supply (continued)
$\left(\mathrm{V}+=+5 \mathrm{~V} \pm 5 \%, \mathrm{~V}-=0, \mathrm{~T}_{\mathrm{A}}=\mathrm{T}_{\mathrm{MIN}}\right.$ to $\mathrm{T}_{\mathrm{MAX}}$, unless otherwise noted. Typical values are at $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$.) (Note 2)


## ANALOG ELECTRICAL CHARACTERISTICS—Single +3V Supply

$\left(\mathrm{V}+=+3 \mathrm{~V} \pm 10 \%, \mathrm{~V}-=0, \mathrm{~T}_{\mathrm{A}}=\mathrm{T}_{\text {MIN }}\right.$ to $\mathrm{T}_{\mathrm{MAX}}$, unless otherwise noted. Typical values are at $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$.) (Note 2 )

| PARAMETER | SYMBOL | CONDITIONS |  | MIN | TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| ANALOG SWITCHES |  |  |  |  |  |  |  |
| Analog Signal Range (Note 3) |  |  |  | 0 |  | V+ | V |
| On-Resistance | Ron | $\begin{aligned} & \text { ICOM }=4 \mathrm{~mA}, \\ & \mathrm{~V}_{\mathrm{NO}}^{--} \text {or } \mathrm{V}_{\mathrm{S}}=1 \mathrm{~V}, \\ & \mathrm{~V}_{+}=2.7 \mathrm{~V} \end{aligned}$ | $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$ |  | 106 | 180 | $\Omega$ |
|  |  |  | $\mathrm{T}_{\mathrm{A}}=\mathrm{T}_{\text {MIN }}$ to $\mathrm{T}_{\text {MAX }}$ |  |  | 220 |  |

## Serially Controlled, Dual 4x2, Clickless Audio/Video Analog Crosspoint Switches

## INTERFACE I/O CHARACTERISTICS

$\left(\mathrm{V}+=+2.7 \mathrm{~V}\right.$ to $+5.5 \mathrm{~V}, \mathrm{~V}-=0$ to $-5.5 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=\mathrm{T}_{\text {MIN }}$ to $\mathrm{T}_{\mathrm{MAX}}$, unless otherwise noted. Typical values are at $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$.) (Note 2)

| PARAMETER | SYMBOL | CONDITIONS | MIN | TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| AUXILIARY OUTPUTS |  |  |  |  |  |  |
| Output High Voltage | VOH | ISOURCE $=1 \mathrm{~mA}$ to GND, $\mathrm{V}_{+}=4.75 \mathrm{~V}$ | 4.45 | 4.65 |  | V |
|  |  | ISOURCE $=0.5 \mathrm{~mA}$ to GND, $\mathrm{V}_{+}=2.7 \mathrm{~V}$ | 2.3 | 2.5 |  |  |
| Output Low Voltage | Vol | ISINK $=6 \mathrm{~mA}, \mathrm{~V}_{+}=2.7 \mathrm{~V}$ |  | 0.5 | 1.0 | V |
|  |  | ISINK $=12 \mathrm{~mA}, \mathrm{~V}_{+}=4.75 \mathrm{~V}$ |  | 0.5 | 1.0 |  |

DIGITAL INPUTS (SCK, DIN, CS, SCL, SDA)

| Input High Voltage | $\mathrm{V}_{\mathrm{IH}}$ | $\mathrm{V}+>3.6 \mathrm{~V}$ | 3.0 |  |  | V |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | $\mathrm{V}+<3.6 \mathrm{~V}$ | 2.0 |  |  |  |
| Input Low Voltage | VIL | $\mathrm{V}+>3.6 \mathrm{~V}$ |  |  | 0.8 | V |
|  |  | $\mathrm{V}+<3.6 \mathrm{~V}$ |  |  | 0.6 |  |
| Input Hysteresis | VHYST |  |  | 0.2 |  | V |
| Input Leakage Current (Note 7) | ILEAK | $\mathrm{V}_{\mathrm{NO}}^{2}=0$ or 5 V | -1 | 0.01 | 1 | $\mu \mathrm{A}$ |
| Input Capacitance | CNo |  |  | 5 |  | pF |


| Output Low Voltage | Vot | Ismk 6 mA | $\mathrm{V}+=4.75 \mathrm{~V}$ | 0.4 | V |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  | VoL | ISINK $=6 \mathrm{~mA}$ | $\mathrm{V}+=2.7 \mathrm{~V}$ | 0.8 |  |
| DOUT Output High Voltage | V OH | ISOURCE $=0$. |  | $\mathrm{V}+-0.5 \mathrm{~V}+-0.1$ | V |

$I^{2}$ C TIMING (V+ $=+4.75 \mathrm{~V}$ to +5.25 V , Figures 1,2 )

| SCL Clock Frequency | fSCL |  | DC | 400 | kHz |
| :--- | :---: | :---: | :---: | :---: | :---: |
| Bus Free Time between Stop <br> and Start Condition | tBUF |  | 1.3 |  | $\mu \mathrm{~s}$ |
| STOP Condition Setup Time | tSU:STO |  | 0.6 | $\mu \mathrm{~s}$ |  |
| Data Hold Time | tHD:DAT |  | 0 | 0.9 | $\mu \mathrm{~s}$ |
| Data Setup Time | tSU:DAT |  | 100 | ns |  |
| Clock Low Period | tLOW |  | 1.3 | $\mu \mathrm{~s}$ |  |
| Clock High Period | tHIGH |  | $20+6$ <br> 0.1 Cb | 300 | ns |
| SCL/SDA Rise Time <br> (Note 12) | tR |  | $20+$ <br> 0.1 Cb | 300 | ns |
| SCL/SDA Fall Time <br> (Note 12) | tF |  |  |  |  |

SPI TIMING (V+ = +4.75V to +5.25 V , Figures 3,4 )

| Operating Frequency | foP |  | DC | 2.1 | MHz |
| :--- | :---: | :--- | :---: | :---: | :---: |
| DIN to SCLK Setup | fDS |  | 100 | ns |  |
| DIN to SCLK Hold | $\mathrm{f} D \mathrm{H}$ |  | 20 | ns |  |
| SCLK Fall to Output Data Valid | fDO | CLOAD $=50 \mathrm{pF}$ | 100 | ns |  |
| $\overline{\mathrm{CS}}$ to SCLK Rise Setup | $\mathrm{f} C S \mathrm{~S}$ |  | 0 | ns |  |
| $\overline{\mathrm{CS}}$ to SCLK Rise Hold | fCSH |  | ns |  |  |

# Serially Controlled, Dual 4x2, Clickless Audio/Video Analog Crosspoint Switches 

## INTERFACE I/O CHARACTERISTICS (continued)

$\left(\mathrm{V}_{+}=+2.7 \mathrm{~V}\right.$ to $+5.5 \mathrm{~V}, \mathrm{~V}-=0$ to $-5.5 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=\mathrm{T}_{\mathrm{MIN}}$ to $\mathrm{T}_{\mathrm{MAX}}$, unless otherwise noted. Typical values are at $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$.) (Note 2)

| PARAMETER | SYMBOL | CONDITIONS | MIN | TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| SCLK Pulse Width Low | tch |  | 200 |  |  | ns |
| SCLK Pulse Width High | tcL |  | 200 |  |  | ns |
| Rise Time (SCLK, DIN, $\overline{\mathrm{CS}}$ ) | tR |  |  |  | 2.0 | $\mu \mathrm{s}$ |
| Fall Time (SCLK, DIN, $\overline{\mathrm{CS}}$ ) | $\mathrm{t}_{\mathrm{F}}$ |  |  |  | 2.0 | $\mu \mathrm{s}$ |

Note 2: The algebraic convention is used in this data sheet; the most negative value is shown in the minimum column.
Note 3: Guaranteed by design. Not subject to production testing.
Note 4: $\quad \triangle \operatorname{RON}=\operatorname{RON}(M A X)-\operatorname{RON}(M I N)$.
Note 5: On-resistance flatness is defined as the difference between the maximum and minimum on-resistance values, as measured over the specified analog signal range.
Note 6: Leakage parameters are $100 \%$ tested at maximum rated temperature, and guaranteed by correlation at $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$.
Note 7: Off-isolation $=20 \cdot \log \left(\mathrm{~V}_{\mathrm{COM}}^{-}, \quad / \mathrm{V}_{\mathrm{NO}_{-}}\right), \mathrm{V}_{\mathrm{COM}}^{-1}=$ output, $\mathrm{V}_{\mathrm{NO}} \mathrm{N}_{-}=$input to off switch.
Note 8: All timing is measured from the clock's falling edge preceding the ACK signal for 2-wire, and from $\overline{\mathrm{CS}}$ 's rising edge for 3 -wire. Turn-Off Time is defined as the output of the switch for 0.5 V change, tested with a $300 \Omega$ load to ground. Turn-On Time is measured with a $5 \mathrm{k} \Omega$ load resistor to GND. All timing is shown with respect to $20 \%$ of $\mathrm{V}_{+}$and $70 \%$ of $\mathrm{V}_{+}$, unless otherwise noted.
Note 9: Typical values are for MAX4570 only.
Note 10: Supply current can be as high as 2 mA per switch during switch transitions in the clickless mode, corresponding to 40 mA total supply transient current requirement.
Note 11: Leakage testing for single-supply operation is guaranteed by testing with dual supplies.
Note 12: $\mathrm{Cb}=$ capacitance of one bus line in pF . Tested with $\mathrm{Cb}=400 \mathrm{pF}$.

## Typical Operating Characteristics

( $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$, unless otherwise noted.)


# Serially Controlled, Dual 4x2, Clickless Audio/Video Analog Crosspoint Switches 

Typical Operating Characteristics (continued)
( $\mathrm{A}=+25^{\circ} \mathrm{C}$, unless otherwise noted.)


SUPPLY CURRENT vs. TEMPERATURE (DUAL SUPPLIES)


TURN-ON/TURN-OFF TIMES vs. SUPPLY VOLTAGE (DUAL SUPPLIES)



TURN-ON/TURN-OFF TIMES vs. SUPPLY VOLTAGE (SINGLE SUPPLY)



SUPPLY CURRENT vs. TEMPERATURE (SINGLE SUPPLY)



LEAKAGE CURRENT vs. TEM PERATURE

CHARGE INJECTION vs. VCOM

OFF-ISOLATION AND CROSSTALK vs. FREQUENCY


## Serially Controlled, Dual 4x2, Clickless Audio/Video Analog Crosspoint Switches

$\left(\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}\right.$, unless otherwise noted.)


COM RISE TIME (SOFT MODE)

$500 \mu \mathrm{~s} / \mathrm{div}$


Typical Operating Characteristics (continued)


COM FALL TIME (SOFT MODE)



TOTAL HARMONIC DISTORTION PLUS NOISE vs. FREQUENCY



COM TURN-OFF TIME (SOFT MODE)


8

# Serially Controlled, Dual 4x2, Clickless Audio/Video Analog Crosspoint Switches 

Pin Description

| PIN |  | NAME | FUNCTION |
| :---: | :---: | :---: | :---: |
| MAX4550 | MAX4570 |  |  |
| 1 | 1 | SB | Shunt Input to Crosspoint B. Use for shunt capacitor or AC ground connection to improve off-isolation, or as an additional input to switch matrix B. |
| 2 | 2 | NO3A | Input 3 to Crosspoint A |
| 3 | 3 | NO3B | Input 3 to Crosspoint B |
| 4 | 4 | BIASH | High Side of Bias Network. Use to give the outputs a DC bias when inputs are AC-coupled (refer to the Using the Internal Bias Resistors section). |
| 5 | 5 | BIASL | Low Side of Bias Network. Use to give the outputs a DC bias when inputs are AC-coupled (refer to the Using the Internal Bias Resistors section). |
| 6 | 6 | NO4A | Input 4 to Crosspoint A |
| 7 | 7 | NO4B | Input 4 to Crosspoint B |
| 8, 24 | 8, 24 | V+ | Positive Supply Voltage. Supply range is +2.7 V to +5.25 V . Connect pin 8 to pin 24 externally. |
| 9 | 9 | COM2A | Output 2 of Crosspoint A |
| 10 | 10 | Q0 | Auxiliary Output 0 |
| 11 | 11 | COM2B | Output 2 of Crosspoint B |
| 12 | 12 | Q1 | Auxiliary Output 1 |
| 13 | - | A0 | LSB+1 of 2-Wire Serial-Interface Address Field |
| - | 13 | $\overline{\mathrm{CS}}$ | Chip Select of 3-Wire Interface. Logic low on $\overline{\mathrm{CS}}$ enables serial data to be clocked in to device. Programming commands are executed on $\overline{\mathrm{CS}}$ 's rising edge. |
| 14 | - | SCL | 2-Wire Serial-Interface Clock Input |
| - | 14 | SCLK | 3-Wire Serial-Interface Clock Input |
| 15 | - | SDA | 2-Wire Serial-Interface Data Input. Data is clocked in on SCL's rising edge. |
| - | 15 | DIN | 3-Wire Serial-Interface Data Input. Data is clocked in on SCLK's rising edge. |
| 16 | - | A1 | LSB+2 of 2-Wire Serial-Interface Address Field |
| - | 16 | DOUT | Data Output of 3-Wire Interface. Input data is clocked out and SCLK's falling edge delayed by 16 clock cycles. DOUT remains active when $\overline{\mathrm{CS}}$ is high. |
| 17 | 17 | Q2 | Auxiliary Output 2 |
| 18 | 18 | COM1B | Output 1 of Crosspoint A |
| 19 | 19 | Q3 | Auxiliary Output 3 |
| 20 | 20 | COM1A | Output 1 of Crosspoint A |
| 21 | 21 | GND | Ground |
| 22 | 22 | NO1A | Input 1 to Crosspoint A |
| 23 | 23 | NO1B | Input 1 to Crosspoint B |
| 25 | 25 | V- | Negative Supply Voltage. Supply range is from -5.25 V to 0 . |
| 26 | 26 | NO2A | Input 2 to Crosspoint A |
| 27 | 27 | NO2B | Input 2 to Crosspoint B |
| 28 | 28 | SA | Shunt Input to Crosspoint A. Use for shunt capacitor or AC ground connection to improve off-isolation, or as an additional input to switch matrix $A$. |

# Serially Controlled, Dual 4x2, Clickless Audio/Video Analog Crosspoint Switches 

## Detailed Description

The MAX4550/MAX4570 are serial-interface, programmable, dual $4 \times 2$ audio/video crosspoint switches. Each device contains two independent $4 \times 2$ crosspoint switches, controlled through the on-chip serial interface. The MAX4550 uses a 2 -wire $\mathrm{I}^{2} \mathrm{C}$-compatible serial communications protocol, while the MAX4570 uses a 3-wire SPI/QSPI/MICROWIRE-compatible serial communications protocol.
These ICs include four controllable auxiliary outputs, each capable of sourcing 1 mA or sinking 12 mA . Also included are four selectable bias-resistor networks (one for each output) for use with AC-coupled input signals. Both devices operate with either $\pm 5 \mathrm{~V}$ dual supplies or a single +5 V supply, and are optimized for use in the audio frequency range to 20 kHz and at video frequencies up to 4 MHz . They feature $80 \Omega$ on-resistance, $10 \Omega$ on-resistance matching between channels, $5 \Omega$ onresistance flatness, and as low as $0.004 \%$ total harmonic distortion.
The MAX4550/MAX4570 offer better than -110 dB of audio off-isolation, -95 dB of audio crosstalk, -78 dB of video off-isolation, and -54 dB of video crosstalk $(4 \mathrm{MHz})$. The SA and SB (shunt) inputs further improve off-isolation, allowing for the addition of external shunt capacitors or the connection of outputs to AC grounds. These devices feature a clickless operation mode for noiseless audio switching. Clickless or standard switching mode is selectable for each individual output using the serial interface.

## Applic ations Information

The MAX4550/MAX4570 are divided into five functional blocks: the control-logic block, two switch-matrix blocks, the bias-resistor block, and the auxiliary-output block (see Functional Diagram). The control-logic block accepts commands via the serial interface and uses those commands to control the four remaining blocks.

## Command-Byte and Data-Byte Programming

The devices are programmed through their serial interface with a command byte followed by a data byte. Each bit of the command byte selects one of the functional blocks to be controlled by the subsequent data byte. The data byte sets the state of the selected block(s). For the two switch-matrix blocks, the data byte sets the switch state. For the bias-resistor block, the data byte controls which bias network is active. For the auxiliary-output block, the data byte programs the state of the four auxiliary outputs (see Functional Diagram).

A logic "1" in any bit position of the data byte makes that function active, while a logic " 0 " makes it inactive. Tables 1-4 describe the command byte and the corresponding data byte. For example, if bit C4 of the command byte is set, the subsequent data byte programs the state of the auxiliary outputs. If bits D0 and D2 of the subsequent data byte are set, Q0 and Q2 outputs are set high. If more than one bit of the command byte is set, the data byte programs all of the corresponding blocks. This operation is useful, for instance, to simultaneously set both switch matrices to the same configuration. Any block that is not selected in the command byte remains unchanged.

## Table 1. Command-Byte Format

| BIT | REGISTER |
| :--- | :--- |
| C7 | Don't care |
| C6 | Don't care |
| C5 | BIAS/MODE |
| C4 | AUX |
| C3 | COM2B |
| C2 | COM1B |
| C1 | COM2A |
| C0 | COM1A |

Table 2. COM Data-Byte Format (C0, C1, C2, C3 = " 1 ")

| BIT | DESCRIPTION |
| :---: | :--- |
| D7 | Don't care |
| D6 | Don't care |
| D5 | Don't care |
| D4 | Controls the switch connected to S_ $^{\prime} ;$ <br> $1=$ close switch, $0=$ open switch. |
| D3 | Controls the switch connected to NO4_; <br> $1=$ close switch, $0=$ open switch. |
| D2 | Controls the switch connected to NO3_; <br> $1=$ close switch, $0=$ open switch. |
| D1 | Controls the switch connected to NO2_ ; <br> $1=$ close switch, $0=$ open switch. |
| D0 | Controls the switch connected to NO1_; <br> $1=$ close switch, $0=$ open switch. |

# Serially Controlled, Dual 4x2, Clickless Audio/Video Analog Crosspoint Switches 

Table 3. AUX_Data-Byte Format ( $\mathbf{C 4}=$ = 1 ")

| BIT | DESCRIPTION |
| :---: | :--- |
| D7 | Don't care |
| D6 | Don't care |
| D5 | Don't care |
| D4 | Don't care |
| D3 | Controls output Q3; 1 = set output high, <br> $0=$ set output low. |
| D2 | Controls output Q2; 1 = set output high, <br> $0=$ set output low. |
| D1 | Controls output Q1; 1 = set output high, <br> $0=$ set output low. |
| D0 | Controls output Q0; 1 = set output high, <br> $0=$ set output low. |

## Table 4. Clickless Mode/BIAS_Data-Byte Format (C5 = "1")

| BIT | DESCRIPTION |
| :---: | :--- |
| D7 | Controls COM2B clickless mode; 1 = enables <br> clickless mode, $0=$ disables clickless mode. |
| D6 | Controls COM1B clickless mode; $1=$ enables <br> clickless mode, $0=$ disables clickless mode. |
| D5 | Controls COM2A clickless mode; 1 = enables <br> clickless mode, $0=$ disables clickless mode. |
| D4 | Controls COM1A clickless mode; $1=$ enables <br> clickless mode, $0=$ disables clickless mode. |
| D3 | Controls COM2B bias resistors; $1=$ connect bias <br> resistors, $0=$ disconnect bias resistors. |
| D2 | Controls COM1B bias resistors; $1=$ connect bias <br> resistors, 0 = disconnect bias resistors. |
| D1 | Controls COM2A bias resistors; $1=$ connect bias <br> resistors, $0=$ disconnect bias resistors. |
| D0 | Controls COM1A bias resistors; $1=$ connect bias <br> resistors, $0=$ disconnect bias resistors. |

2-Wire Serial Interface
The MAX4550 uses a 2 -wire, fast-mode, $I^{2} \mathrm{C}$-compatible serial interface. This protocol consists of an address byte followed by the command and data bytes. To address a given chip, the A0 and A1 bits in the address byte must duplicate the values present at the A0 and A1 pins of that chip. The rest of the address bits control MAX4550 operation. The command and data-byte details are described in the Command-Byte and Data-Byte Programming section.

The 2-wire serial interface requires only two I/O lines of a standard microprocessor port. Figures 1 and 2 detail the timing diagram for signals on the 2 -wire bus, and Table 5 details the format of the signals. The MAX4550 is a receive-only device and must be controlled by a bus master device. A bus master device communicates by transmitting the address byte of the slave device over the bus and then transmitting the desired information. Each transmission consists of a start condition, the MAX4550's programmable slave-address byte, a com-mand-byte, a data-byte, and finally a stop condition. The slave device acknowledges the recognition of its address by pulling the SDA line low for one clock period after the address byte is transmitted. The slave device also issues a similar acknowledgment after the command byte and again after the data byte.

Start and Stop Conditions The bus-master signals the beginning of a transmission with a start condition by transitioning SDA from high to low while SCL is high. When the master has finished communicating with the slave, it issues a stop condition by transitioning SDA from low to high while SCL is high. The bus is then free for another transmission.

## Slave Address (Address Byte)

The MAX4550 uses an 8 -bit-long slave address. To select a slave address, connect A0 and A1 to $\mathrm{V}+$ or GND. The MAX4550 has four possible slave addresses, thus a maximum of four of these devices may share the same 2-bit address bus. The slave device (MAX4550) monitors the serial bus continuously, waiting for a start condition followed by an address byte. When a slave device recognizes its address (10011A1A00), it acknowledges that it is ready for further communication by pulling the SDA line low while SCL is high.

## 3-Wire Serial Interface

The MAX4570 3 -wire serial interface is SPI/ QSPI/MICROWIRE-compatible. An active-low chipselect $(\overline{\mathrm{CS}}$ ) input enables the device to receive data from the serial input (DIN). Data is clocked in on the rising edge of the serial-clock (SCLK) signal. A total of 16 bits are needed in each write cycle. Segmented write cycles are allowed (two 8 -bit-wide transfers) if $\overline{\mathrm{CS}}$ remains low. The first bit clocked into the MAX4550 is the command byte's MSB, and the last bit clocked in is the data byte's LSB. While shifting data, the device remains in its original configuration. After all 16 bits are clocked into the input shift register, a rising edge on $\overline{\mathrm{CS}}$ latches the data into the MAX4570 internal registers, initiating the device's change of state.

## Serially Controlled, Dual 4x2, Clickless Audio/Video Analog Crosspoint Switches

Table 5. 2-Wire Serial-Interface Data Format

|  | ADDRESS BYTE |  |  |  |  |  |  |  |  | COMMAND BYTE |  |  |  |  |  |  |  |  | DATA BYTE |  |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | $\begin{aligned} & \text { A } \\ & 7 \end{aligned}$ | $\begin{aligned} & \text { A } \\ & 6 \end{aligned}$ | $\begin{aligned} & A \\ & 5 \end{aligned}$ | $\begin{aligned} & \text { A } \\ & 4 \end{aligned}$ | $\begin{aligned} & \hline \text { A } \\ & 3 \end{aligned}$ | $\begin{aligned} & \text { A } \\ & 2 \end{aligned}$ | $\begin{gathered} \text { A } \\ 1 \end{gathered}$ | $\begin{aligned} & \mathrm{A} \\ & 0 \end{aligned}$ |  | $\begin{aligned} & \hline \mathrm{C} \\ & 7 \end{aligned}$ | $\begin{aligned} & \hline \mathrm{C} \\ & 6 \end{aligned}$ | $\begin{aligned} & \hline \mathrm{C} \\ & 5 \end{aligned}$ | $\begin{aligned} & \mathrm{C} \\ & 4 \end{aligned}$ | $\begin{aligned} & \mathrm{C} \\ & 3 \end{aligned}$ | $\begin{aligned} & \hline \mathrm{C} \\ & 2 \end{aligned}$ | $\begin{aligned} & \mathrm{C} \\ & 1 \end{aligned}$ | $\begin{aligned} & \mathrm{C} \\ & 0 \end{aligned}$ |  | $\begin{aligned} & \hline \mathrm{D} \\ & 7 \end{aligned}$ | $\begin{aligned} & \mathrm{D} \\ & 6 \end{aligned}$ | $\begin{aligned} & \hline \mathrm{D} \\ & 5 \end{aligned}$ | $\begin{aligned} & \hline \mathrm{D} \\ & 4 \end{aligned}$ | $\begin{aligned} & \mathrm{D} \\ & 3 \end{aligned}$ | $\begin{aligned} & \mathrm{D} \\ & 2 \end{aligned}$ | $\begin{aligned} & \hline \mathrm{D} \\ & 1 \end{aligned}$ | $\begin{aligned} & \mathrm{D} \\ & 0 \end{aligned}$ |  |  |
| $\begin{aligned} & \mathrm{S} \\ & \mathrm{R} \\ & \mathrm{~T} \end{aligned}$ | 1 | 0 | 0 | 1 | 1 | $\begin{gathered} A \\ 1 \end{gathered}$ | $\begin{aligned} & \text { A } \\ & 0 \end{aligned}$ | 0 | $\begin{aligned} & \text { A } \\ & \text { C } \\ & \text { K } \end{aligned}$ | X | X | $\begin{aligned} & \text { B } \\ & \text { I } \\ & \text { A } \\ & \text { S } \end{aligned}$ | $\begin{aligned} & \mathrm{A} \\ & \mathrm{U} \\ & \mathrm{X} \end{aligned}$ | $\begin{aligned} & \mathrm{C} \\ & \mathrm{O} \\ & \mathrm{M} \\ & 2 \\ & \mathrm{~B} \end{aligned}$ | $\begin{gathered} \mathrm{C} \\ \mathrm{O} \\ \mathrm{M} \\ 1 \\ \mathrm{~B} \end{gathered}$ | $\begin{aligned} & \mathrm{C} \\ & \mathrm{O} \\ & \mathrm{M} \\ & 2 \\ & \mathrm{~A} \end{aligned}$ | $\begin{gathered} \mathrm{C} \\ \mathrm{O} \\ \mathrm{M} \\ 1 \\ \mathrm{~A} \end{gathered}$ | $\begin{aligned} & \text { A } \\ & \text { C } \\ & \text { K } \end{aligned}$ | $\begin{aligned} & \mathrm{D} \\ & 7 \end{aligned}$ | $\begin{aligned} & D \\ & 6 \end{aligned}$ | $\begin{aligned} & \mathrm{D} \\ & 5 \end{aligned}$ | $\begin{aligned} & D \\ & 4 \end{aligned}$ | $\begin{aligned} & \mathrm{D} \\ & 3 \end{aligned}$ | $\begin{aligned} & \mathrm{D} \\ & 2 \end{aligned}$ | $\begin{aligned} & \mathrm{D} \\ & 1 \end{aligned}$ | $\begin{aligned} & \mathrm{D} \\ & 0 \end{aligned}$ | $\begin{aligned} & \text { A } \\ & \text { C } \\ & \text { K } \end{aligned}$ | S T O P |

$X=$ Don't care
SRT = Start condition
ACK = Acknowledge condition
STOP = Stop condition


Figure 1. 2-Wire Serial-Interface Timing Diagram


Figure 2. 2-Wire Serial-Interface Timing Details

# Serially Controlled, Dual 4x2, Clickless Audio/Video Analog Crosspoint Switches 

Figures 3, 4, and Table 6 show the details of the 3 -wire protocol, as it applies to the MAX4570. DOUT is the shift register's output. Data at DOUT is simply the input data delayed by 16 clock cycles, with data appearing synchronous with SCLK's falling edge. Transitions at DIN and SCLK have no effect when $\overline{\mathrm{CS}}$ is high, and DOUT holds the last bit in the shift register.

Daisy Chaining
To program several MAX4570s, "daisy chain" the devices by connecting DOUT of the first device to DIN of the second, and so on. The $\overline{\mathrm{CS}}$ pins of all devices are connected together, and data is shifted through the MAX4570s in series. 16 bits of data per device are required for proper programming of all devices. When $\overline{\mathrm{CS}}$ is brought high, all devices are updated simultaneously.

Figure 3. 3-Wire Serial-Interface Communication


Figure 4. 3-Wire Serial-Interface Timing Details

# Serially Controlled, Dual 4x2, Clickless Audio/Video Analog Crosspoint Switches 

Table 6. 3-Wire Serial-Interface Data Format

| COMMAND BYTE |  |  |  |  |  |  |  | DATA BYTE |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| MSB |  |  |  |  |  |  |  |  |  |  |  |  |  |  | LSB |
| C7 | C6 | C5 | C4 | C3 | C2 | C1 | C0 | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 |
| X | X | BIAS | AUX | COM2B | COM1B | COM2A | COM1A | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 |

$X=$ Don't care

## Addressable Serial Interface

To program several MAX4570s individually using a single processor, connect DIN of each MAX4570 together and control CS on each MAX4570 separately. To select a particular device, drive the corresponding $\overline{\mathrm{CS}}$ low, clock in the 16 -bit command, then drive $\overline{\mathrm{CS}}$ high and execute the command. Typically, only one MAX4570 is addressed at a time.

Improving Off-Isolation
To improve off-isolation, connect the SA or SB input to ground either directly (DC ground) or through capacitors (AC ground). Closing SA or SB effectively grounds the unused outputs.

## Using the Internal Bias Resistors

 Use the internal bias-resistor networks to give the switch outputs a DC bias when the switch terminals are AC coupled. Programming of the switches that connect the bias resistors to the outputs is accomplished via bit C5 of the command byte. Connect the BIASH and BIASL inputs to DC levels (for example, $\mathrm{V}_{+}$and GND), and activate the switch connecting the appropriate output. This applies a voltage midway between VBIASH and VBIASL to the output (refer to Tables 1, 4, and the Functional Diagram).
## Using the Auxiliary Outputs

 The four auxiliary outputs provide a way to control external circuitry, such as LEDs or other DC loads, through the serial interface. Program these outputs via bit C4 of the command byte. Each output is capable of sourcing 1 mA or sinking 12 mA . They are programmed through the command byte and data byte (refer to Tables 1, 3, and the Functional Diagram).
## Clickless Switching

Audible switching transients ("clicks") are eliminated in this mode of operation. When an output is configured as "clickless," the gate signal of the switches connected to that output are controlled with slow-moving voltages. As a result, the output slew rates are significantly reduced. Program clickless operation via bit C5 of the command byte (refer to Tables 1, 4, and the Functional Diagram). Each operating switch may draw as much as 2 mA during transition.

## Power-Up State

The MAX4550/MAX4570 feature a preset power-up state. Upon power-up, COM1A and COM2A are connected to SA, COM1B and COM2B are connected to SB, all outputs are set to clickless mode, all bias-resistor networks are disconnected from the outputs, and all auxiliary outputs are low. All other switches are open.

## Serially Controlled, Dual 4x2, Clickless Audio/Video Analog Crosspoint Switches

Functional Diagram


## Serially Controlled, Dual 4x2, Clickless AudioNideo Analog Crosspoint Switches



