

General Description

The MAX445 is a high-performance, monolithic, variable-gain transconductance amplifier with a high-voltage open-collector output capable of directly driving a video display (CRT cathode). A 2.5ns rise time is achieved using a peaking network with a 200Ω load resistor and an 8pF total load (CRT and parasitic capacitance).

Differential inputs and a linear adjustable gain stage with an output offset adjustment make the versatile MAX445 well suited for many video display applications. A buffered bandgap reference voltage is available for the gain (contrast) and offset adjustments along with a TTL BLANK input to turn off the output current, independent of signal input.

The MAX445 is available in a 24-pin power-tab DIP package. A suitable heatsink must be attached to maintain the junction temperature within the recommended operating range.

Applications

CRT Driver for High-Resolution Monochrome and Color Displays

High-Voltage, Variable-Gain Transconductance Amplifier

Features

- ♦ 2.5ns Rise/Fall Time into an 8pF Load
- ♦ 200MHz Small-Signal Bandwidth
- ♦ 50Vp-p Output
- ♦ Ground Referenced Differential Inputs
- **♦ Linear Variable Gain for Contrast Control**
- **♦ Offset Adjustment for Black Level**
- ♦ 5.5V Bandgap Reference
- ♦ Drives 1280 x 1024 and 1530 x 1280 Displays

Ordering Information


PART	TEMP. RANGE	PIN-PACKAGE		
MAX445CPG	0°C to +70°C*	24 Power-Tab DIP		
MAX445C/D	0°C to +70°C**	Dice		

^{*} Case temperature range, T_{CASE} = 0°C to +90°C. See Absolute Maximum Ratings and Applications Information for thermal/heat sink considerations.

Functional Diagram

CONTRAST BLANK IOUT VOUT IOUT VINVINVINGNDA OFFSET VREF GND

_Pin Configuration



MIXIM

Maxim Integrated Products 1

Call toll free 1-800-998-8800 for free samples or literature.

^{**}Dice are specified at T_J = +25°C, DC parameters only.

ABSOLUTE MAXIMUM RATINGS

VAA Output Supply	80V
VAA Output Supply with Respect to VCB	
VCB Common-Base Supply	
V _{CC} Positive Supply	
VEE Negative Supply	12.5V
Differential Input Voltage	2V
Common-Mode Input Voltage	±2V
Contrast Input Voltage	1V to +6V

Offset Input Voltage1V to +6V
Blank Input Voltage1V to +6V
Bandgap-Reference Output Current5mA
Continuous Power Dissipation
derate at 170mW/°C above T _{CASE} = +90°C10W
Operating Junction Temperature55°C to +150°C
Storage Temperature55°C to +150°C
Lead Temperature (soldering, 10sec)+300°C

Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

ELECTRICAL CHARACTERISTICS

 $\text{(VAA} = 20\text{V, VCB} = 10\text{V} \pm 0.5\text{V, V}_{CC} = 10\text{V} \pm 0.5\text{V, V}_{EE} = -10.5\text{V} \pm 0.5\text{V, VIN} = \text{(VIN+)} - \text{(VIN-)} = 0\text{V, CONTRAST} = 1.0\text{V, OFFSET} = 1.0\text{V, R}_{L} = 0\Omega, \text{BLANK} = 0.4\text{V, T}_{CASE} = +25^{\circ}\text{C, unless otherwise noted.)}$

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS	
Output-Common-Base Supply Current	ICB				40	mA	
Positive Supply Current	Icc				70	mA	
Negative Supply Current	I _{EE}	IVEE + IVEEO	-100			mA	
Power-Supply Rejection Ratio	PSRR	VCC, VEE = ±5%, VIN = +250mV, CONTRAST = 5.0V, referred to input	25			dB	
Low Blank Input Bias Current	IJЦ	BLANK = 0.4V	-0.6		0	mA	
High Blank Input Bias Current	liΗ	BLANK = 2.4V	-0.4		0	mA	
Contrast Input Bias Current	IIC	CONTRAST = 5.0V	0		10	μΑ	
Offset Input Bias Current	IIB	OFFSET = 1.0V	0		10	μΑ	
VIN+ or VIN- Signal Input Current	lis		-50		50	μΑ	
Input Common-Mode Rejection Ratio	CMRR	V _{CM} = ±0.5V, CONTRAST = 5.0V	36			dB	
VIN+ or VIN- DC Input Impedance	Rvin		10			kΩ	
VIN+ or VIN- Input Capacitance	CIN			2		pF	
Reference Output Voltage	VREF	I _{LOAD} = 2mA	5.25		5.75	V	
Output Current (Blanked)	lour	BLANK = 2.4V, OFFSET = 1V, VAA = 75V	±1		mA		
Оприг Ситепт (Біапкей)	lout	BLANK = 2.4V, OFFSET = 3V			±1	7 IIIA	
Outside Comment	lout	OFFSET = 0V, CONTRAST = 4.0V	-0.1		25	mA	
Output Current	1001	OFFSET = 5.0V, CONTRAST = 1V	80		140] "IIA	
Output Current Change vs. Temperature	Δlout	T _C = +25°C to +90°C		±3		mA	
Output Current Change vs. Contrast ADJ	Δlout	CONTRAST = 0V to 5V			±10	mA	
Output Current Change vs. VIN, Blanked	Δ l $_{ m OUT}$	BLANK = 2.4V, CONTRAST = 5.0V, ΔVIN- = 0.3V			±1	mA	
Transconductance, IOUT to VIN		CONTRAST = 5.0V	400	400 60			
	Gm	CONTRAST = 1.0V	70		120	mA/V	
		CONTRAST = 0V	-25		25		
Amplifier Linearity Error (ΔGm/ΔV _{IN})		CONTRAST = 4.0V, OFFSET = 1.0V			±2	%	
Contrast Linearity Error (ΔGm/ΔContrast)		VIN = 0.2V, OFFSET = 0V			±3	%	
Bandwidth, 3dB	BW	OFFSET = 0V, $R_{LOAD} = 100\Omega$		200		MHz	

ELECTRICAL CHARACTERISTICS (continued)

 $(V_{AA} = 20V, \ VCB = 10V \ \pm 0.5V, \ V_{CC} = 10V \ \pm 0.5V, \ V_{EE} = -10.5V \ \pm 0.5V, \ VIN = (VIN+) - (VIN-) = 0V, \ CONTRAST = 1.0V, \ OFFSET = 1.0V, \ R_L = 0\Omega, \ BLANK = 0.4V, \ T_{CASE} = +25^{\circ}C, \ unless otherwise noted.)$

PARAMETER	SYMBOL	CONDITIONS		MIN	TYP	MAX	UNITS
Rise/Fall Time (10% to 90%)	t _r , t _f	$R_L = 200\Omega,$ $C_L = 8pF,$ $V_{AA} = 75V,$ $t_f(VIN) < 1ns,$	No peaking, OUTp-p = 50V		3.6		– ns
			With peaking, OUTp-p = 45V		2.5		
Settling Time (90% to 100% ±2%)	t _S	C _L = 8pF, no peak	ing		8		ns
Thermal Distortion					±2		%

Pin Description

PIN	NAME	FUNCTION
1, 12, 13, 14, 15, 22, 23, 24	GND	High-Current Ground. Connect all pins to ground plane.
2	VREF	Reference Output (+5.5V)
3	OFFSET	Output Voltage Offset-Adjustment Input
4	CONTRAST	Output Gain-Adjustment Input
5	GNDA	Pre-Amp Ground
6	VIN-	Inverting Signal Input
7	VIN+	Noninverting Signal Input
8, 9	VEE	Negative Supply (-10.5V)
10	V _{CC}	Positive Supply (+10V)
11	BLANK	Blanking Input, TTL
16, 17	VCB	Output Common-Base Supply (+10V)
18, 20	N.C.	No Connection—leave open
19	IOUT	Open-Collector Current Output
21	VEEO	Negative Supply for Output Stage (-10.5V)

Applications Information

Differential Inputs

VIN+ and VIN- are differential video input pins designed to allow DC coupling of a 0V to \pm 1V signal into VIN+, with respect to VIN-. For correct operation, it is recommended that the signals applied to these inputs be kept within \pm 1V, with respect to ground. Although large signals and offsets can be handled safely without damage, exceeding these limits may cause output linearity to suffer.

Contrast Control

The contrast control is the overall DC-gain control that will vary the voltage gain from 0V/V to -90V/V (with a 200 Ω load resistor). An internal reference supply pin, VREF, provides the nominal 5.5V needed to drive the contrast input. Normally, a 5k Ω potentiometer between VREF and ground is used to vary the contrast, but an external source can be used instead of VREF, with some degradation of gain stability with temperature.

The contrast control is a linear relationship. Vary the input from 0V to 5V to achieve a voltage-gain range of 0V/V to -90V/V. This yields the following relationship for overall voltage gain of this device (for IOUT < 250mA):

 $V_{AA} - V_{O} = [V_{IN} (Gm) + V_{OFFSET} (0.02)] (R_{L})$ $V_{AA} - V_{O} = [V_{IN} (V_{CONTRAST}) (0.09) + V_{OFFSET} (0.02)] (R_{L})$

The MAX445's overall gain can vary by $\pm 20\%$ due to normal process variations of internal components. Also, if multiple devices are used in a system, all devices must track thermally (i.e., a common heatsink).

Offset Control

The offset control is used to set the output quiescent current from 5mA to 110mA (typ) when the control input is adjusted from 0V to 5V. Normally, offset is adjusted using a $5k\Omega$ potentiometer between VREF and ground.

Blank Control

When asserted (BLANK = TTL high), this input will disable the video signal and allow the output to rise to the VAA supply independent of offset control.

Bandgap Reference

VREF is a bandgap bias reference for easy adjustment of the offset and contrast inputs. This reference has a nominal output voltage of 5.5V $\pm5\%$ that can source up to 4mA.




Figure 1. Typical Connection Diagram

IOUT

The MAX445's output is an open collector of a cascode amplifier. This output is designed to work with nominal output supplies of $V_{AA} = +75V$. The high-voltage supply must be greater than any applied VCB voltage for proper operation. The MAX445 sinks up to 250mA. Optimum performance into a capacitive load can be achieved when an impedance-matching network is used.

VCB

The output stage consists of a common-base, high-voltage stage and a high-speed, low-voltage current amplifier in a cascode arrangement. The VCB input is the base connection to the common-base device of this stage. Be sure to provide a stable DC voltage at this pin of nominally +10V. High-frequency compensation at this input is required to avoid output oscillations. Use a series 24 Ω resistor to supply, shunted with a 10pF capacitor to ground (Figure 1). Smaller values of this RC combination will improve output rise/fall times, but can cause output oscillations.

Power Supplies

+10V and -10.5V supplies are required for proper operation. These supplies can be set to ±12V for convenience, however this will add additional component power dissipation. The high-voltage supply, VAA, can be any voltage between VCB + 10V and VCB + 65V.

Veeo (pin 21) is the negative supply to the output stage and must be DC connected to Vee (pins 8 and 9), the most negative voltage applied to the device. However, Veeo must be decoupled from Vee to prevent output oscillations. A ferrite bead and separate 0.1 μ F decoupling capacitors, as shown in Figure 1, will provide appropriate decoupling.

Power-Supply Sequencing

Power-supply sequencing is important to avoid internal device latchup. To avoid sequencing problems, external diodes should be placed from V_{EE} to ground, from ground to V_{CC} , and from V_{CC} to the output supply (V_{AA}), as shown in Figure 1. With diodes used as shown, special power-supply sequencing is not required.

CRT Arc Protection

The MAX445 must be protected from electrostatic discharge ("arcs") from the CRT. It is recommended that the output be clamped with a low-capacitance (less than 2pF) diode to the VAA supply. The peak current-handling capability required of the diode is a function of the CRT arc characteristics, but typically should be 1A or more, such as Philips BAV20 or Hitachi 1SS91. For additional information regarding arc protection, contact Maxim's applications department.

Impedance Matching Network

For maximum speed from the MAX445, be sure to "match" the output to the CRT. Figure 1's typical connection diagram shows a network (including parasitic reactances) associated with arc protection devices, CRT wiring and grid structure, and load resistors. These parasitic reactances are all detrimental to good transient response and should be minimized as much as possible.

 C_{\perp} is the grid-to-cathode capacitance of the CRT, plus any parasitic capacitance to ground associated with the cathode structure. This capacitance varies from tube-type to tube-type over the 4pF to 12pF range.

In Figure 1, Ls is the inductance of the lead from the amplifier board to the CRT cathode and the return path from the grid to circuit ground. A wire in free space has an inductance of 20nH/inch to 25nH/inch. With care, the total path through the CRT gun can be kept at 1.5 to 2 inches, such that Ls ranges from 30nH to 50nH. Excessive lead length will cause undesirable overshoot and ringing in the transient response.

The peaking networks assume that 2pF of parasitic capacitance is associated with the CRT arc protection diode connected at the junction of L3 and L1.

Lr is the parasitic inductance of the load resistor, $R_{L}. \ \ In some cases, \ C_{R}$ may be needed to improve step response.

Rs is a damping resistor in series with the CRT grid. It also provides current limiting in the event of CRT arcing

The equations for determining optimum peaking network values are as follows:

 $\begin{array}{l} L1 = (R_L)^2 (C_L) \, / \, 4 \\ L2 = 3(R_L)^2 (C_L) \, / \, 4 \\ C_B = C_L \, / \, 5 \\ R_S = R_L \, / \, 2 \\ L3 = k_3 \, (R_L)^2 \, [2.5 \times 10^{-12}] \\ C_R \, (optional) = Lr \, / \, (2R_L^2) \end{array}$

 k_3 is an empirically determined factor increasing with C_L and varying from 0 for $C_L\sim 2pF$ to 1 for $C_L\sim 12pF.$ However, L3>100nH will compromise large-signal performance.

Table 1 shows peaking networks for the nominal load, $R_L=200\Omega$ (and $R_S=100\Omega).$

Optimum peaking depends on board layout and CRT construction. The values given by these equations should be used as starting points for empirically determining optimum values.

MIXINN

Table 1. Peaking Networks (R_L = 200 Ω , R_S = 100 Ω)

C _L (pF)	L3 (nH)	L1 (nH)	L2 (nH)	C _B (pF)	t _R (ns)
2	0	20	60	0.4	1.7
4	0	40	120	0.8	1.9
6	20	60	180	1.1	2.1
8	50	80	240	1.5	2.3
10	75	100	300	2.0	2.7
12	100	120	360	2.2	3.0

Inductors L1, L2, and L3 should be air or ferrite-core coils with self-resonant frequencies higher than 500MHz

Thermal Environment

The MAX445 can dissipate a large amount of power depending on speed and load-driving requirements. The power-tab package provides a low thermal resistance path from the chip to an external heatsink. Be sure the board design provides sufficient heatsinking capacity for the intended operating range. When mounting to a chassis, it should be noted that the device tab is attached to VEE (-10.5V). This tab should be electrically isolated from ground through a thermally conductive insulator.

It is highly recommended that the external heatsink be connected to ground, since an arc or electrostatic discharge entering the heatsink may break down or bypass the tab insulator and damage the device. Also, the grounded heatsink to package tab capacitance will help to bypass the VEE supply. Another option would be to bypass the heatsink to ground with a $0.01\mu F$ capacitor with no tab insulator. Inadvertently shorting the package tab to ground for less than 10 seconds will

not cause component damage. Junction-to-case thermal resistance is rated at 6°C/W for the power-tab DIP package. Table 2 shows the relationship of output voltage and duty cycle to total power.

Table 2. Power Dissipation at $V_{AA} = 70V$ and Load Resistor = 200Ω

Output Level Relative to Black (V)	Duty Cycle (%)	IC Power (W)	Load Power (W)	Total (W)
0	0	1.6	0	1.6
35	100	7.8	6.1	13.9
35	80	6.5	4.9	11.4
50	80	5.6	10.0	15.6

Circuit Layout and Bypassing

Due to the extremely high-speed performance of the MAX445, layout design precautions are required to realize the display driver's full high-speed capability. The precautions are as follows:

- A printed circuit board with a good, unbroken, lowinductance ground plane is required.
- 2) Place a decoupling capacitor (0.01 μF ceramic) as close to VCC as possible.
- Pay close attention to the decoupling capacitors' resonant frequency and keep leads short.
- On the inputs and outputs, keep lead lengths short to avoid unwanted parasitic feedback around the display driver.
- 5) Solder the MAX445 directly to the printed circuit board. Do not use sockets.




Figure 2. Typical Rise/Fall Time vs. Loading, with Peaking Network Optimized for Load Capacitance

6 ______M/X//M






Figure 3. Step Response Showing Typical Rise/Fall Times from MAX445 EV Kit Using a Tektronix 11401 Oscilloscope



Package Information



Maxim cannot assume responsibility for use of any circuitry other than circuitry entirely embodied in a Maxim product. No circuit patent licenses are implied. Maxim reserves the right to change the circuitry and specifications without notice at any time.

8 ______Maxim Integrated Products, 120 San Gabriel Drive, Sunnyvale, CA 94086 (408) 737-7600

© 1994 Maxim Integrated Products

Printed USA

is a registered trademark of Maxim Integrated Products.