

Dual N-Channel 40-V (D-S) MOSFET


PRODUCT SUMMARY

V_{DS} (V)	$r_{DS(on)}$ (Ω)	I_D (A)	Q_g (Typ)
40	0.017 @ $V_{GS} = 10$ V	11.1	46.2

FEATURES


- TrenchFET® Power MOSFET
- New Low Thermal Resistance PowerPAK® Package
- Dual MOSFET for Space Savings
- 100% R_g Tested
- High Threshold Voltage At High Temperature

PowerPAK SO-8



Bottom View

Ordering Information: Si7962DP-T1—E3



N-Channel MOSFET

N-Channel MOSFET

ABSOLUTE MAXIMUM RATINGS ($T_A = 25^\circ\text{C}$ UNLESS OTHERWISE NOTED)

Parameter	Symbol	10 secs	Steady State	Unit
Drain-Source Voltage	V_{DS}	40		V
Gate-Source Voltage	V_{GS}			
Continuous Drain Current ($T_J = 150^\circ\text{C}$) ^a	I_D	11.1	7.1	A
		8.9	5.7	
Pulsed Drain Current	I_{DM}	40		
Continuous Source Current (Diode Conduction) ^a	I_S			
Single Avalanche Current	I_{AS}	30		mJ
Single Avalanche Energy	E_{AS}			
Maximum Power Dissipation ^a	P_D	3.5	1.4	W
		2.2	0.9	
Operating Junction and Storage Temperature Range	T_J, T_{stg}	-55 to 150		°C

THERMAL RESISTANCE RATINGS

Parameter	Symbol	Typical	Maximum	Unit
Maximum Junction-to-Ambient ^a	R_{thJA}	26	35	°C/W
		60	85	
Maximum Junction-to-Case (Drain)	R_{thJC}	2.2	2.7	

Notes

a. Surface Mounted on 1" x 1" FR4 Board.

SPECIFICATIONS ($T_J = 25^\circ\text{C}$ UNLESS OTHERWISE NOTED)



Parameter	Symbol	Test Condition	Min	Typ	Max	Unit
Static						
Gate Threshold Voltage	$V_{GS(\text{th})}$	$V_{DS} = V_{GS}, I_D = 250 \mu\text{A}$	3.4		4.5	V
Gate-Body Leakage	I_{GSS}	$V_{DS} = 0 \text{ V}, V_{GS} = \pm 20 \text{ V}$			± 100	nA
Zero Gate Voltage Drain Current	I_{DSS}	$V_{DS} = 40 \text{ V}, V_{GS} = 0 \text{ V}$		1		μA
		$V_{DS} = 40 \text{ V}, V_{GS} = 0 \text{ V}, T_J = 55^\circ\text{C}$		5		
On-State Drain Current ^a	$I_{D(\text{on})}$	$V_{DS} \geq 5 \text{ V}, V_{GS} = 10 \text{ V}$	30			A
Drain-Source On-State Resistance ^a	$r_{DS(\text{on})}$	$V_{GS} = 10 \text{ V}, I_D = 11.1 \text{ A}$		0.0135	0.017	Ω
Forward Transconductance ^a	g_{fs}	$V_{DS} = 15 \text{ V}, I_D = 11.1 \text{ A}$		31		S
Diode Forward Voltage ^a	V_{SD}	$I_S = 2.9 \text{ A}, V_{GS} = 0 \text{ V}$		0.8	1.2	V
Dynamic^b						
Total Gate Charge	Q_g	$V_{DS} = 20 \text{ V}, V_{GS} = 10 \text{ V}, I_D = 11.1 \text{ A}$		46.2	70	nC
Gate-Source Charge	Q_{gs}			16		
Gate-Drain Charge	Q_{gd}			9.6		
Gate Resistancem	R_g	$f = 1 \text{ MHz}$	1.1	2.3	3.5	Ω
Turn-On Delay Time	$t_{d(\text{on})}$	$V_{DD} = 20 \text{ V}, R_L = 20 \Omega$ $I_D \cong 1 \text{ A}, V_{GEN} = 10 \text{ V}, R_g = 6 \Omega$		22	35	ns
Rise Time	t_r			15	25	
Turn-Off Delay Time	$t_{d(\text{off})}$			55	70	
Fall Time	t_f			15	25	
Source-Drain Reverse Recovery Time	t_{rr}	$I_F = 2.9 \text{ A}, di/dt = 100 \text{ A}/\mu\text{s}$		35	60	







Notes

- a. Pulse test; pulse width $\leq 300 \mu\text{s}$, duty cycle $\leq 2\%$.
- b. Guaranteed by design, not subject to production testing.





Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.


TYPICAL CHARACTERISTICS (25°C UNLESS NOTED)



TYPICAL CHARACTERISTICS (25°C UNLESS NOTED)


TYPICAL CHARACTERISTICS (25°C UNLESS NOTED)



TYPICAL CHARACTERISTICS (25°C UNLESS NOTED)


Vishay Siliconix maintains worldwide manufacturing capability. Products may be manufactured at one of several qualified locations. Reliability data for Silicon Technology and Package Reliability represent a composite of all qualified locations. For related documents such as package/tape drawings, part marking, and reliability data, see <http://www.vishay.com/ppg?72914>.