

P-Channel 12-V (D-S) MOSFET

CHARACTERISTICS


- P-Channel Vertical DMOS
- Macro Model (Subcircuit Model)
- Level 3 MOS
- Apply for both Linear and Switching Application
- Accurate over the -55 to 125°C Temperature Range
- Model the Gate Charge, Transient, and Diode Reverse Recovery Characteristics

DESCRIPTION

The attached spice model describes the typical electrical characteristics of the p-channel vertical DMOS. The subcircuit mode is extracted and optimized over the -55 to 125°C temperature ranges under the pulsed 0-to-5V gate drive. The saturated output impedance is best fit at the gate bias near the threshold voltage.

A novel gate-to-drain feedback capacitance network is used to model the gate charge characteristics while avoiding convergence difficulties of the switched C_{gd} model. All model parameter values are optimized to provide a best fit to the measured electrical data and are not intended as an exact physical interpretation of the device.

SUBCIRCUIT MODEL SCHEMATIC



This document is intended as a SPICE modeling guideline and does not constitute a commercial product data sheet. Designers should refer to the appropriate data sheet of the same number for guaranteed specification limits.

SPICE Device Model Si7401DN

Vishay Siliconix









SPECIFICATIONS (T _J = 25°C UNLESS OTHERWISE NOTED)					
Parameter	Symbol	Test Condition	Simulated Data	Measured Data	Unit
Static					
Gate Threshold Voltage	V _{GS(th)}	V _{DS} = V _{GS} , I _D = - 2mA	0.70		V
On-State Drain Current ^a	I _{D(on)}	V _{DS} = - 5V, V _{GS} = - 4.5 V	241		A
Drain-Source On-State Resistance ^a	r _{DS(on)}	V _{GS} = - 4.5V, I _D = - 13A	0.013	0.013	Ω
		V _{GS} = - 2.5V, I _D = - 11A	0.018	0.018	
		V _{GS} = - 1.8V, I _D = - 3A	0.023	0.022	
Forward Transconductance ^a	g _{fs}	V _{DS} = - 6V, I _D = - 13A	41	35	S
Diode Forward Voltage ^a	V _{SD}	I _S = - 3.2A, V _{GS} = 0V	- 0.83	- 0.70	V
Dynamic^b					
Total Gate Charge	Q _g	V _{DS} = - 6V, V _{GS} = - 4.5V, I _D = - 13A	37	35	nC
Gate-Source Charge	Q _{gs}		6.6	6.6	
Gate-Drain Charge	Q _{gd}		7.7	7.7	
Turn-On Delay Time	t _{d(on)}	V _{DD} = - 6V, R _L = 6Ω I _D ≅ - 1A, V _{GEN} = - 4.5V, R _G = 6Ω	30	25	ns
Rise Time	t _r		41	50	
Turn-Off Delay Time	t _{d(off)}		162	175	
Fall Time	t _f		175	150	
Source-Drain Reverse Recovery Time	t _{rr}	I _F = - 3.2A, di/dt = 100 A/μs	35	30	

Notes

- a. Pulse test; pulse width ≤ 300 μs, duty cycle ≤ 2%.
- b. Guaranteed by design, not subject to production testing.



COMPARISON OF MODEL WITH MEASURED DATA (T_J=25°C UNLESS OTHERWISE NOTED)



Note: Dots and squares represent measured data.