## FEATURES

- 12-bit resolution
- 10 MHz minimum sampling rate
- Functionally complete
- Small 24-pin DDIP or SMT package
- Requires only $\pm 5 \mathrm{~V}$ supplies
- Low-power, 1.8 Watts
- Outstanding dynamic performance
- Edge-triggered
- No missing codes over temperature
- Ideal for both time and frequency-domain applications


## GENERAL DESCRIPTION

The ADS-119 is a high-performance, 12 -bit, 10 MHz sampling A/D converter. The device samples input signals up to Nyquist frequencies with no missing codes. The ADS-119 features excellent dynamic performance including a typical SNR of 69dB.

Packaged in a metal-sealed, ceramic, 24-pin DDIP, the functionally complete ADS-119 contains a fast-settling sample/ hold amplifier, a subranging (two-pass) A/D converter, a precise voltage reference, timing/control logic, and errorcorrection circuitry. All timing and control logic operates from the rising edge of a single start convert pulse. Digital input and output levels are TTL.
Requiring only $\pm 5 \mathrm{~V}$ supplies, the ADS-119 typically dissipates 1.8 Watts. The unit offers a bipolar input range of $\pm 1.5 \mathrm{~V}$. Models are available for use in either commercial ( 0 to $+70^{\circ} \mathrm{C}$ ) or military ( -55 to $+125^{\circ} \mathrm{C}$ ) operating temperature ranges.


## INPUT/OUTPUT CONNECTIONS

| PIN | FUNCTION | PIN | FUNCTION |
| :---: | :--- | :---: | :--- |
| 1 | BIT 12 (LSB) | 24 | NO CONNECT |
| 2 | BIT 11 | 23 | ANALOG GROUND |
| 3 | BIT 10 | 22 | NO CONNECT |
| 4 | BIT 9 | 21 | +5V ANALOG SUPPLY |
| 5 | BIT 8 | 20 | -5V SUPPLY |
| 6 | BIT 7 | 19 | ANALOG INPUT |
| 7 | BIT 6 | 18 | ANALOG GROUND |
| 8 | BIT 5 | 17 | OFFSET ADJUST |
| 9 | BIT 4 | 16 | START CONVERT |
| 10 | BIT 3 | 15 | DATA VALID |
| 11 | BIT 2 | 14 | DIGITAL GROUND |
| 12 | BIT 1 | 13 | +5V DIGITAL SUPPLY |

Typical applications include signal analysis, medical/graphic imaging, process control, ATE, radar, and sonar.


Figure 1. ADS-119 Functional Block Diagram

## ABSOLUTE MAXIMUM RATINGS

| PARAMETERS | LIMITS | UNITS |
| :--- | :---: | :---: |
| +5V Supply (Pin 13, 21) | 0 to +6 | Volts |
| -5V Supply (Pin 20) | 0 to -6 | Volts |
| Digital Input (Pin 16) | -0.3 to + VDD +0.3 | Volts |
| Analog Input (Pin 19) | $\pm 5$ | Volts |
| Lead Temp (10 seconds) | +300 | ${ }^{\circ} \mathrm{C}$ |

## FUNCTIONAL SPECIFICATIONS

( $\mathrm{TA}=+25^{\circ} \mathrm{C}, \pm \mathrm{VDD}= \pm 5 \mathrm{~V}, 10 \mathrm{mHz}$ sampling rate, and a minimum 3 minute warmup (1) unless otherwise specified.)

## PHYSICAL/ENVIRONMENTAL

| PARAMETERS | MIN. | TYP. | MAX. | UNITS |
| :---: | :---: | :---: | :---: | :---: |
| Operating Temp. Range, Case |  |  |  |  |
| ADS-119MC/GC | 0 | - | +70 | ${ }^{\circ} \mathrm{C}$ |
| ADS-119MM/GM/883 | -55 | - | +125 | ${ }^{\circ} \mathrm{C}$ |
| Thermal Impedance |  |  |  |  |
| $\theta \mathrm{jc}$ |  | 6 |  | ${ }^{\circ} \mathrm{C} /$ Watt |
| $\theta$ ¢а |  | 24 |  | ${ }^{\circ} \mathrm{C} /$ Watt |
| Storage Temperature | -65 | - | +150 | ${ }^{\circ} \mathrm{C}$ |
| Package Type | 24-pin, metal-sealed, ceramic DDIP or SMIT 0.42 ounces (12 grams) |  |  |  |
| Weight |  |  |  |  |


| ANALOG INPUT | $+25^{\circ} \mathrm{C}$ |  |  | 0 to $+70^{\circ} \mathrm{C}$ |  |  | -55 to $+125^{\circ} \mathrm{C}$ |  |  | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | MIN. | TYP. | MAX. | MIN. | TYP. | MAX. | MIN. | TYP. | MAX. |  |
| Input Voltage Range (2) | - | $\pm 1.5$ | - | - | $\pm 1.5$ | - | - | $\pm 1.5$ | - | Volts |
| Input Resistance | 300 | 350 | - | 300 | 350 | - | 300 | 350 | - | $\Omega$ |
| Input Capacitance | - | 6 | 15 | - | 6 | 15 | - | 6 | 15 | pF |

## DIGITAL INPUT

| Logic Levels <br> Logic "1" <br> Logic "0" <br> Logic Loading "1" <br> Logic Loading "0" <br> Start Convert Positive Pulse Width (3) | $+2.0$ | $\overline{50}$ | $\begin{gathered} - \\ +0.8 \\ +20 \\ -20 \\ - \end{gathered}$ | +2.0 | $50$ | $\begin{gathered} - \\ +0.8 \\ +20 \\ -20 \end{gathered}$ | +2.0 - - - | 50 | $\begin{gathered} - \\ +0.8 \\ +20 \\ -20 \\ - \end{gathered}$ | Volts <br> Volts <br> $\mu \mathrm{A}$ <br> $\mu \mathrm{A}$ <br> ns |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| STATIC PERFORMANCE |  |  |  |  |  |  |  |  |  |  |
| Resolution <br> Integral Nonlinearity (fin $=10 \mathrm{kHz}$ ) <br> Differential Nonlinearity (fin $=10 \mathrm{kHz}$ ) <br> Full Scale Absolute Accuracy <br> Bipolar Zero Error (Tech Note 2) <br> Unipolar Offset Error (Tech Note 2) <br> Gain Error (Tech Note 2) <br> No Missing Codes (fin = 10kHz) | $\overline{12}$ | $\begin{gathered} 12 \\ \pm 0.75 \\ \pm 0.5 \\ \pm 0.2 \\ \pm 0.2 \\ \pm 0.1 \\ \pm 0.1 \end{gathered}$ | $\begin{gathered} - \\ \pm 0.95 \\ \pm 0.5 \\ \pm 0.6 \\ \pm 0.6 \\ \pm 0.5 \end{gathered}$ | - <br> 0.95 <br> - <br> - <br> - <br> - | $\begin{gathered} 12 \\ \pm 1.0 \\ \pm 0.5 \\ \pm 0.5 \\ \pm 0.3 \\ \pm 0.3 \\ \pm 0.5 \end{gathered}$ | $\begin{gathered} -1 \\ +1 \\ \pm 0.75 \\ \pm 0.7 \\ \pm 0.7 \\ \pm 1.0 \end{gathered}$ | - -0.95 - - - 12 | $\begin{gathered} 12 \\ \pm 1.5 \\ \pm 0.75 \\ \pm 0.75 \\ \pm 0.6 \\ \pm 0.7 \\ \pm 1.0 \end{gathered}$ | $\begin{gathered} - \\ - \\ +1.25 \\ \pm 1.5 \\ \pm 1.0 \\ \pm 1.5 \\ \pm 2.5 \end{gathered}$ | $\begin{gathered} \text { Bits } \\ \text { LSB } \\ \text { LSB } \\ \text { \%FSR } \\ \text { \%FSR } \\ \text { \% } \\ \text { Bits } \end{gathered}$ |

## DYNAMIC PERFORMANCE



| DIGITAL OUTPUTS | $+25^{\circ} \mathrm{C}$ |  |  | 0 to $+70^{\circ} \mathrm{C}$ |  |  | -55 to $+125^{\circ} \mathrm{C}$ |  |  | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | MIN. | TYP. | MAX. | MIN. | TYP. | MAX. | MIN. | TYP. | MAX. |  |
| Logic Levels |  |  |  |  |  |  |  |  |  |  |
| Logic "1" | +2.4 | - | - | +2.4 | - | - | +2.4 | - | - | Volts |
| Logic "0" | - | - | +0.4 | - | - | +0.4 | - | - | +0.4 | Volts |
| Logic Loading "1" | - | - | -4 | - | - | -4 | - | - | -4 | mA |
| Logic Loading "0" Output Coding | - | - | +4 | - | - | +4 | - | - | +4 | mA |
|  | Offset Binary |  |  |  |  |  |  |  |  |  |
| POWER REQUIREMENTS |  |  |  |  |  |  |  |  |  |  |
| Power Supply Ranges © |  |  |  |  |  |  |  |  |  |  |
| +5V Supply | +4.75 | +5.0 | +5.25 | +4.75 | +5.0 | +5.25 | +4.9 | +5.0 | +5.25 | Volts |
| -5V Supply | -4.75 | -5.0 | -5.25 | -4.75 | -5.0 | -5.25 | -4.9 | -5.0 | -5.25 | Volts |
| Power Supply Current |  |  |  |  |  |  |  |  |  |  |
| +5V Supply | - | +200 | +215 | - | +200 | +215 | - | +200 | +215 | mA |
| -5V Supply | - | -180 | -205 | - | -180 | -205 | - | -180 | -205 | mA |
| Power Dissipation | - | 1.8 | 2.1 | - | 1.8 | 2.1 | - | 1.8 | 2.1 | Watts |
| Power Supply Rejection | - | - | $\pm 0.01$ | - | - | $\pm 0.01$ | - | - | $\pm 0.01$ | \%FSR/\%V |
| Footnotes: |  |  |  |  |  |  |  |  |  |  |
| (1) All power supplies must be on before applying a start convert pulse. All supplie and the clock (START CONVERT) must be present during warmup periods. Th device must be continuously converting during this time. There is slight |  |  |  | (4) Effective bits is equal to:$\begin{aligned} & \text { is equal to: } \\ & (\text { (SNR }+ \text { Distortion })-1.76+\left[20 \log \frac{\text { Full Scale Amplitude }}{\text { Actual Input Amplitude }}\right] \end{aligned}$ |  |  |  |  |  |  |
| (2) See ordering information for availability of $\pm 5 \mathrm{~V}$ input range. Contact DATEL for availability of other input voltage ranges. |  |  |  | (5) This is the time required before the $A / D$ output data is valid after the analog input is back within the specified range. |  |  |  |  |  |  |
| (3) A 200ns wide start convert pulse is used for all production testing. Only the rising edge of the start convert pulse is required for the device to operate (edge-triggered). |  |  |  |  |  |  |  |  |  |  |

## TECHNICAL NOTES

1. Obtaining fully specified performance from the ADS-119 requires careful attention to pc-card layout and power supply decoupling. The device's analog and digital ground systems are connected to each other internally. For optimal performance, tie all ground pins (14, 18, and 23) directly to a large analog ground plane beneath the package.

Bypass all power supplies to ground with $4.7 \mu \mathrm{~F}$ tantalum capacitors in parallel with $0.1 \mu \mathrm{~F}$ ceramic capacitors. Locate the bypass capacitors as close to the unit as possible.
2. The ADS-119 achieves its specified accuracies without the need for external calibration. If required, the device's small
initial offset and gain errors can be reduced to zero using the adjustment circuitry shown in Figures 3 and 4. For operation without adjustment, tie pin 17 to analog ground. When using this circuitry, or any similar offset and gaincalibration hardware, make adjustments following warmup. To avoid interaction, always adjust offset before gain.
3. Applying a start convert pulse while a conversion is in progress (EOC = logic "1") will initiate a new and inaccurate conversion cycle.
4. Data is valid only for the time period ( 55 ns , typical) shown in Figure 2 even if the device is sampling at less than 10 MHz .


Figure 2. ADS-119 Timing Diagram

## CALIBRATION PROCEDURE

(Refer to Figures 3 and 4, Table 1)
Any offset and/or gain calibration procedures should not be implemented until devices are fully warmed up. To avoid interaction, offset must be adjusted before gain. The ranges of adjustment for the circuits in Figure 3 and 4 are guaranteed to compensate for the ADS-119's initial accuracy errors and may not be able to compensate for additional system errors.
A/D converters are calibrated by positioning their digital outputs exactly on the transition point between two adjacent digital output codes. This can be accomplished by connecting LED's to the digital outputs and adjusting until certain LED's "flicker" equally between on and off. Other approaches employ digital comparators or microcontrollers to detect when the outputs change from one code to the next.
Offset adjusting for the ADS-119 is normally accomplished at the point where the MSB is a 1 and all other output bits are 0's and the LSB just changes from a 0 to a 1 . This digital output transition ideally occurs when the applied analog input is $+1 / 2$ LSB ( $+366 \mu \mathrm{~V}$ ).
Gain adjusting is accomplished when all bits are 1 's and the LSB just changes from a 1 to a 0 . This transition ideally occurs when the analog input is at +full scale minus $11 / 2$ LSB's (+1.4989V).

## Zero/Offset Adjust Procedure

1. Apply a train of pulses to the START CONVERT input (pin 16) so the converter is continuously converting.
2. Apply $+366 \mu \mathrm{~V}$ to the ANALOG INPUT (pin 19).
3. Adjust the offset potentiometer until the output bits are 100000000000 and the LSB flickers between 0 and 1.

## Gain Adjust Procedure

1. Apply +1.4989 V to the ANALOG INPUT (pin 19).
2. Adjust the gain potentiometer until all output bits are 1 's and the LSB flickers between 1 and 0 .
3. To confirm proper operation of the device, vary the input signal to obtain the output coding listed in Table 1.

Table 1. Output Coding for Bipolar Operation


Figure 3. Optional Calibration Circuit, ADS-119

(1) A single +5 V supply should be used for both the +5 V analog and +5 V digital. If separate supplies are used, the difference between the two cannot exceed 100 mV .

Figure 4. Typical Connection Diagram


## THERMAL REQUIREMENTS

All DATEL sampling A/D converters are fully characterized and specified over operating temperature (case) ranges of 0 to $+70^{\circ} \mathrm{C}$ and -55 to $+125^{\circ} \mathrm{C}$. All room-temperature ( $\mathrm{TA}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$ ) production testing is performed without the use of heat sinks or forced-air cooling. Thermal impedance figures for each device are listed in their respective specification tables.

These devices do not normally require heat sinks, however, standard precautionary design and layout procedures should be used to ensure devices do not overheat. The ground and power planes beneath the package, as well as all pcb signal runs to and from the device, should be as heavy as possible to help conduct heat away from the package. Electricallyinsulating, thermally-conductive "pads" may be installed underneath the package. Devices should be soldered to boards rather than "socketed", and of course, minimal air flow over the surface can greatly help reduce the package temperature.
In more severe ambient conditions, the package/junction temperature of a given device can be reduced dramatically (typically $35 \%$ ) by using one of DATEL's HS Series heat sinks. See Ordering Information for the assigned part number. See page 1-183 of the DATEL Data Acquisition Components Catalog for more information on the HS Series. Request DATEL Application Note AN-8, "Heat Sinks for DIP Data Converters", or contact DATEL directly, for additional information.


Figure 6. ADS-119 Grounded Input Histogram
This histogram represents the typical peak-to-peak noise (including quantization noise) associated with the ADS-119. 4,096 conversions were processed with the input to the ADS-119 tied to analog ground.

(fs $=10 \mathrm{MHz}$, fin $=4.9 \mathrm{MHz}, \mathrm{Vin}=-0.5 \mathrm{~dB}, 4,096-$ point FFT )

Figure 7. ADS-119 FFT Analysis


Figure 8. ADS-119 Histogram and Differential Nonlinearity


Figure 9. ADS-119 Performance Curves

MECHANICAL DIMENSIONS INCHES (mm)


ORDERING INFORMATION

| MODEL NUMBER | OPERATING TEMP. RANGE | ACCESSORIES |  |
| :--- | :---: | :--- | :--- |
| ADS-119MC | 0 to $+70^{\circ} \mathrm{C}$ | ADS-B119 | Evaluation Board (without ADS-119) |
| ADS-119MM | -55 to $+125^{\circ} \mathrm{C}$ | HS-24 | Heat Sinks for all ADS-119 DDIP models |
| ADS-119/883 | -55 to $+125^{\circ} \mathrm{C}$ |  |  |
| ADS-119GC | 0 to $+70^{\circ} \mathrm{C}$ |  |  |
| ADS-119GM | -55 to $+125^{\circ} \mathrm{C}$ |  |  |

Receptacles for PC board mounting can be ordered through AMP Inc. Part \# 3-331272-8 (Components Lead Socket), 24 required. For MIL-STD-883 product specification or availability of surface mounts package, contact DATEL.

R E G I S T E R E D
DS-0289B
3/97

DATEL, Inc. 11 Cabot Boulevard, Mansfield, MA 02048-1151
Tel: (508) 339-3000 (800) 233-2765 Fax: (508) 339-6356
Internet: www.datel.com E-mail:sales@datel.com Data Sheet Fax Back: (508) 261-2857

DATEL (UK) LTD. Tadley, England Tel: (01256)-880444
DATEL S.A.R.L. Montigny Le Bretonneux, France Tel: 1-34-60-01-01
DATEL GmbH München, Germany Tel: 89-544334-0
DATEL KK Tokyo, Japan Tel: 3-3779-1031, Osaka Tel: 6-354-2025

