



### **General Description**

The MAX15038 high-efficiency switching regulator delivers up to 4A load current at output voltages from 0.6V to 90% of  $V_{IN}$ . The IC operates from 2.9V to 5.5V, making it ideal for on-board point-of-load and postregulation applications. Total output error is less than  $\pm 1\%$  over load, line, and temperature ranges.

The MAX15038 features fixed-frequency PWM mode operation with a switching frequency range of 500kHz to 2MHz set by an external resistor. The MAX15038 provides the option of operating in a skip mode to improve light-load efficiency. High-frequency operation allows for an all-ceramic capacitor design. The high operating frequency also allows for small-size external components.

The low-resistance on-chip nMOS switches ensure high efficiency at heavy loads while minimizing critical inductances, making the layout a much simpler task with respect to discrete solutions. Following a simple layout and footprint ensures first-pass success in new designs.

The MAX15038 comes with a high bandwidth (28MHz) voltage-error amplifier. The voltage-mode control architecture and the voltage-error amplifier permit a type III compensation scheme to be utilized to achieve maximum loop bandwidth, up to 20% of the switching frequency. High loop bandwidth provides fast transient response, resulting in less required output capacitance and allowing for all-ceramic-capacitor designs.

The MAX15038 provides two three-state logic inputs to select one of nine preset output voltages. The preset output voltages allow customers to achieve ±1% output-voltage accuracy without using expensive 0.1% resistors. In addition, the output voltage can be set to any customer value by either using two external resistors at the feedback with a 0.6V internal reference or applying an external reference voltage to the REFIN input. The MAX15038 offers programmable soft-start time using one capacitor to reduce input inrush current.

#### **Applications**

Server Power Supplies
POLs
ASIC/CPU/DSP Core and I/O Voltages
DDR Power Supplies
Base-Station Power Supplies
Telecom and Networking Power Supplies
RAID Control Power Supplies

Pin Configuration appears at end of data sheet.

#### **Features**


- ♦ Internal 31mΩ R<sub>DS(ON)</sub> High-Side and 24mΩ R<sub>DS(ON)</sub> Low-Side MOSFETs
- ♦ Continuous 4A Output Current Over Temperature
- ♦ ±1% Output Accuracy Over Load, Line, and Temperature
- ♦ Operates from 2.9V to 5.5V V<sub>IN</sub> Supply
- ♦ Adjustable Output from 0.6V to (0.9 x V<sub>IN</sub>)
- ♦ Soft-Start Reduces Inrush Supply Current
- ♦ 500kHz to 2MHz Adjustable Switching Frequency
- ♦ Compatible with Ceramic, Polymer, and Electrolytic Output Capacitors
- ♦ Nine Preset and Adjustable Output Voltages 0.6V, 0.7V, 0.8V, 1.0V, 1.2V, 1.5V, 1.8V, 2.0V, 2.5V, and Adjustable
- Monotonic Startup for Safe-Start into Prebiased Outputs
- Selectable Forced PWM or Skip Mode for Light Load Efficiency
- **♦** Overcurrent and Overtemperature Protection
- Output Current Sink/Source Capable with Cycleby-Cycle Protection
- ♦ Open-Drain Power-Good Output
- ♦ Lead-Free, 4mm x 4mm, 24-Pin Thin QFN Package

### Ordering Information

PART	TEMP RANGE	PIN-PACKAGE	
MAX15038ETG+	-40°C to +85°C	24 Thin QFN-EP*	

- +Denotes a lead(Pb)-free/RoHS-compliant package.
- \*EP = Exposed pad.

### Typical Operating Circuit



#### **ABSOLUTE MAXIMUM RATINGS**

IN, PWRGD to GND	0.3V to +6V
VDD to GND0.3V to the lower	of $+4V$ or $(VIN + 0.3V)$
COMP, FB, MODE, REFIN, CTL1, CTL2, S	SS,
FREQ to GND	$0.3V$ to $(V_{DD} + 0.3V)$
OUT, EN to GND	0.3V to +6V
BST to LX	0.3V to +6V
BST to GND	0.3V to +12V
PGND to GND	0.3V to +0.3V
LX to PGND0.3V to the lower	of +6V or $(V_{IN} + 0.3V)$
LX to PGND1V to the lower of +6V	$'$ or $(V_{IN} + 1V)$ for 50ns
I <sub>LX(RMS)</sub> (Note 1)	4A

V <sub>DD</sub> Output Short-Circuit Duration	
Converter Output Short-Circuit Duration Continuous Power Dissipation (T <sub>A</sub> = +70°C)	Continuous
24-Pin TQFN (derate 27.8mW/°C above +70°C).	2222mW
Thermal Resistance (Note 2)	
hetaJA	36°C/W
hetaJC	6°C/W
Operating Temperature Range4	0°C to +85°C
Junction Temperature	+150°C
Storage Temperature Range65	°C to +150°C
Lead Temperature (soldering, 10s)	

- **Note 1:** LX has internal clamp diodes to PGND and IN. Applications that forward bias these diodes should take care not to exceed the IC's package power dissipation limits.
- **Note 2:** Package thermal resistances were obtained using the method described in JEDEC specification JESD51-7, using a four-layer board. For detailed information on package thermal considerations, refer to <a href="https://www.maxim-ic.com/thermal-tutorial">www.maxim-ic.com/thermal-tutorial</a>.

Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

#### **ELECTRICAL CHARACTERISTICS**

 $(V_{IN} = V_{EN} = 5V, C_{VDD} = 2.2\mu F, T_A = T_J = -40^{\circ}C$  to  $+85^{\circ}C$ , typical values are at  $T_A = +25^{\circ}C$ , circuit of Figure 1, unless otherwise noted.) (Note 3)

PARAMETER	CONDITIONS		MIN	TYP	MAX	UNITS
IN						
IN Voltage Range			2.9		5.5	V
INI Supply Current	fs = 1MHz, no load	$V_{IN} = 3.3V$		4.7	8	mA
IN Supply Current	IS = IIVIDZ, IIO IOAU	$V_{IN} = 5V$		5	8.5	
Total Shutdown Current from IN	$V_{IN} = 5V$ , $V_{EN} = 0V$			10	20	
Total Shutdown Current from IN	$V_{IN} = V_{DD} = 3.3V, V_{EN} = 0V$			45		μΑ
3.3V LDO (V <sub>DD</sub> )						
		V <sub>DD</sub> rising		2.6	2.8	V
V <sub>DD</sub> Undervoltage Lockout Threshold	LX starts/stops switching	V <sub>DD</sub> falling	2.35	2.55		1 V
		Minimum glitch-width rejection		10		μs
V <sub>DD</sub> Output Voltage	$V_{IN} = 5V$ , $I_{VDD} = 0$ to $10mA$	$V_{IN} = 5V$ , $I_{VDD} = 0$ to $10mA$		3.3	3.5	V
V <sub>DD</sub> Dropout	V <sub>IN</sub> = 2.9V, I <sub>VDD</sub> = 10mA				0.08	V
V <sub>DD</sub> Current Limit	V <sub>IN</sub> = 5V, V <sub>DD</sub> = 0V			40		mA
BST						
BST Supply Current	$V_{BST} = V_{IN} = 5V$ , $V_{LX} = 0$ or $5$	$V, V_{EN} = 0V$		0.025		μΑ
PWM COMPARATOR						
PWM Comparator Propagation Delay	10mV overdrive			20		ns
PWM Peak-to-Peak Ramp Amplitude				1		V
PWM Valley Amplitude				0.8		V

### **ELECTRICAL CHARACTERISTICS (continued)**

 $(V_{IN}=V_{EN}=5V,\,C_{VDD}=2.2\mu F,\,T_A=T_J=-40^{\circ}C$  to +85°C, typical values are at  $T_A=+25^{\circ}C,\,circuit$  of Figure 1, unless otherwise noted.) (Note 3)

PARAMETER		CONDITIONS	i	MIN	TYP	MAX	UNITS	
ERROR AMPLIFIER				•				
COMP Clamp Voltage, High	$V_{IN} = 2.9V \text{ to 5V, } V_{IN} = 2.9V $	/ <sub>FB</sub> = 0.5V, V <sub>REFII</sub>	v = 0.6V		2		V	
COMP Clamp Voltage, Low	$V_{IN} = 2.9V \text{ to 5V, } V_{IN} = 2.9V $	V <sub>IN</sub> = 2.9V to 5V, V <sub>FB</sub> = 0.7V, V <sub>REFIN</sub> = 0.6V			0.7		V	
COMP Slew Rate	V <sub>FB</sub> step from 0.5\	/ to 0.7V in 10ns			1.6		V/µs	
COMP Shutdown Resistance	From COMP to GN VEN = VSS = 0V	$ID$ , $V_{IN} = 3.3V$ , $V_{C}$	COMP = 100mV,		6		Ω	
Internally Preset Output Voltage Accuracy	VREFIN = VSS, MO	DE = GND		-1		+1	%	
FB Set Point Value	CTL1 = CTL2 = G	ND, MODE = GNI	)	0.594	0.6	0.606	V	
FB to OUT Resistor	All VID settings ex	cept CTL1 = CTL	2 = GND	5.5	8	10.5	kΩ	
Open-Loop Voltage Gain		•			115		dB	
Error-Amplifier Unity-Gain Bandwidth					28		MHz	
Error-Amplifier Common-Mode Input Range	$V_{DD} = 2.9V \text{ to } 3.5V$	/		0		V <sub>DD</sub> - 2	V	
Error-Amplifier Maximum Output	V <sub>COMP</sub> = 1V,	$V_{FB} = 0.7V$ , sin	king	1			^	
Current	V <sub>REFIN</sub> = 0.6V	V <sub>FB</sub> = 0.5V, sou	ırcing	-1			mA	
FB Input Bias Current	CTL1 = CTL2 = G	CTL1 = CTL2 = GND			-125		nA	
CTL_	•			•				
CTL_ Input Bias Current	V <sub>CTL</sub> = 0V			-7.2				
	V <sub>CTL</sub> = V <sub>DD</sub>			+7.2		μΑ		
	Low, falling		İ	0.8				
	Open				V <sub>DD</sub> /2			
CTL_ Input Threshold	High, rising			V <sub>DD</sub> - 0.8		V		
Hysteresis	All VID transitions				50		mV	
REFIN	•			•		<u></u>		
REFIN Input Bias Current	V <sub>REFIN</sub> = 0.6V				-185		nA	
REFIN Offset Voltage	V <sub>REFIN</sub> = 0.9V, FB	shorted to COMF	ı	-4.5		+4.5	mV	
LX (All Pins Combined)	•			•				
		V <sub>IN</sub> = V <sub>BST</sub> - V <sub>L</sub>	x = 3.3V		42			
LX On-Resistance, High-Side	$I_{LX} = -2A$	V <sub>IN</sub> = V <sub>BST</sub> - V <sub>L</sub>	x = 5V		31	54	mΩ	
		$V_{IN} = 3.3V$	•		30			
LX On-Resistance, Low-Side	$I_{LX} = 2A$	$V_{IN} = 5V$			24	42	m $Ω$	
	High-side sourcing		5.7	7				
LX Current-Limit Threshold	Low-side sinking		İ	7		Α		
	Zero-crossing current threshold, MODE = V <sub>DD</sub>				0.2			
			$V_{LX} = 0V$		-0.01		+	
LX Leakage Current	$V_{IN} = 5V$ , $V_{EN} = 0V$		$V_{LX} = 5V$		+0.01		μΑ	

### **ELECTRICAL CHARACTERISTICS (continued)**

 $(V_{IN}=V_{EN}=5V,\,C_{VDD}=2.2\mu F,\,T_A=T_J=-40^{\circ}C$  to +85°C, typical values are at  $T_A=+25^{\circ}C,\,circuit$  of Figure 1, unless otherwise noted.) (Note 3)

PARAMETER	COND	DITIONS	MIN	TYP	MAX	UNITS	
LV Cusitabina Francisco	V 0.0V/+a.5V/	$R_{FREQ} = 49.9 k\Omega$	0.9	1	1.1	NAL I—	
LX Switching Frequency	$V_{IN} = 2.9V \text{ to } 5V$	$R_{FREQ} = 23.6k\Omega$	1.8	2	2.2	MHz	
Switching Frequency Range			500		2000	kHz	
LX Minimum Off-Time					78	ns	
LX Maximum Duty Cycle	$R_{FREQ} = 49.9 k\Omega$		92	95		%	
LX Minimum Duty Cycle	$R_{FREQ} = 49.9 k\Omega$			5	15	%	
Average Short-Circuit IN Supply Current	OUT connected to GND, V <sub>IN</sub>	1 = 5V		0.15		А	
RMS LX Output Current			4			А	
ENABLE							
EN Input Logic-Low Threshold	EN falling				0.9	V	
EN Input Logic-High Threshold	EN rising		1.5			V	
EN Input Current	V <sub>EN</sub> = 0 or 5V, V <sub>IN</sub> = 5V			0.01		μΑ	
MODE							
	Logic-low, falling			26			
MODE Input-Logic Threshold	Logic V <sub>DD</sub> /2 or open, rising			50	50 %	% V <sub>DD</sub>	
	Logic-high, rising			74			
MODE Input-Logic Hysteresis	MODE falling			5		% V <sub>DD</sub>	
MODE lave at Diag Comment	MODE = GND		-5		μА		
MODE Input Bias Current	$MODE = V_{DD}$			5			
SS							
SS Current	V <sub>SS</sub> = 0.45V, V <sub>REFIN</sub> = 0.6V,	sourcing	6.7	8	9.3	μΑ	
THERMAL SHUTDOWN							
Thermal-Shutdown Threshold	Rising			165		°C	
Thermal-Shutdown Hysteresis				25		°C	
POWER-GOOD (PWRGD)							
Power-Good Threshold Voltage	V <sub>FB</sub> falling, V <sub>REFIN</sub> = 0.6V		88	90	92	%	
Tower-dood Tilleshold Voltage	V <sub>FB</sub> rising, V <sub>REFIN</sub> = 0.6V			92.5		VREFIN	
Power-Good Edge Deglitch VFB rising or falling			48		Clock cycles		
PWRGD Output Voltage Low	IPWRGD = 4mA			0.03	0.1	V	
PWRGD Leakage Current	V <sub>IN</sub> = V <sub>PWRGD</sub> = 5V, V <sub>FB</sub> = 0	0.7V, V <sub>REFIN</sub> = 0.6V		0.01		μΑ	
HICCUP OVERCURRENT LIMIT							
Current-Limit Startup Blanking				112		Clock cycles	
Autoretry Restart Time				896		Clock cycles	

### **ELECTRICAL CHARACTERISTICS (continued)**


 $(V_{IN} = V_{EN} = 5V, C_{VDD} = 2.2\mu F, T_A = T_J = -40^{\circ}C$  to +85°C, typical values are at  $T_A = +25^{\circ}C$ , circuit of Figure 1, unless otherwise noted.) (Note 3)

PARAMETER	CONDITIONS	MIN	TYP	MAX	UNITS
FB Hiccup Threshold	V <sub>FB</sub> falling		70		% V <sub>REFIN</sub>
Hiccup Threshold Blanking Time	V <sub>FB</sub> falling		28		μs

**Note 3:** Specifications are 100% production tested at  $T_A = +25$ °C. Limits over the operating temperature range are guaranteed by design.


### Typical Operating Characteristics


(Typical values are  $V_{IN} = V_{EN} = 5V$ ,  $V_{OUT} = 1.8V$ ,  $R_{FREQ} = 49.9k\Omega$ ,  $I_{OUT} = 4A$ ,  $T_A = +25^{\circ}C$ , circuit of Figure 1, unless otherwise noted.)





### Typical Operating Characteristics (continued)


(Typical values are  $V_{IN} = V_{EN} = 5V$ ,  $V_{OUT} = 1.8V$ ,  $R_{FREQ} = 49.9k\Omega$ ,  $I_{OUT} = 4A$ ,  $T_{A} = +25^{\circ}C$ , circuit of Figure 1, unless otherwise noted.)















### Typical Operating Characteristics (continued)


(Typical values are  $V_{IN} = V_{EN} = 5V$ ,  $V_{OUT} = 1.8V$ ,  $R_{FREQ} = 49.9k\Omega$ ,  $I_{OUT} = 4A$ ,  $T_{A} = +25^{\circ}C$ , circuit of Figure 1, unless otherwise noted.)



















### Typical Operating Characteristics (continued)

(Typical values are  $V_{IN} = V_{EN} = 5V$ ,  $V_{OUT} = 1.8V$ ,  $R_{FREQ} = 49.9k\Omega$ ,  $I_{OUT} = 4A$ ,  $T_A = +25^{\circ}C$ , circuit of Figure 1, unless otherwise noted.)


## STARTING INTO PREBIASED OUTPUT (MODE = $V_{DD}$ , $V_{OUT}$ = 2.5V, NO LOAD)




## STARTING INTO PREBIASED OUTPUT




## TRANSITION FROM SKIP MODE TO FORCED PWM MODE




## STARTING INTO PREBIASED OUTPUT (MODE = $V_{DD}/2$ , $V_{OUT}$ = 2.5V, NO LOAD)



## STARTING INTO PREBIASED ABOVE NOMINAL SETPOINT (V<sub>OUT</sub> = 1.5V)




## TRANSITION FROM FORCED PWM TO SKIP MODE



## Pin Description

PIN	NAME	FUNCTION
1	MODE	Functional MODE Selection Input. See the MODE Selection section for more information.
2	V <sub>DD</sub>	3.3V LDO Output. Supply input for the internal analog core. Connect a low-ESR, ceramic capacitor with a minimum value of 2.2µF from V <sub>DD</sub> to GND.
3	CTL1	Preset Output-Voltage Selection Inputs. CTL1 and CTL2 set the output voltage to one of nine preset
4	CTL2	voltages. See Table 1 and the <i>Programming the Output Voltage (CTL1, CTL2)</i> section for preset voltages.
5	REFIN	External Reference Input. Connect REFIN to SS to use the internal 0.6V reference. Connecting REFIN to an external voltage forces FB to regulate to the voltage applied to REFIN. REFIN is internally pulled to GND when the IC is in shutdown/hiccup mode.
6	SS	Soft-Start Input. Connect a capacitor from SS to GND to set the startup time. Use a capacitor with a 1nF minimum value. See the <i>Soft-Start and REFIN</i> section for details on setting the soft-start time.
7	GND	Analog Ground Connection. Connect GND and PGND together at one point near the input bypass capacitor return terminal.
8	COMP	Voltage Error-Amplifier Output. Connect the necessary compensation network from COMP to FB and OUT. COMP is internally pulled to GND when the IC is in shutdown/hiccup mode.
9	FB	Feedback Input. Connect FB to the center tap of an external resistive divider from the output to GND to set the output voltage from 0.6V to 90% of V <sub>IN</sub> . Connect FB through an RC network to the output when using CTL1 and CTL2 to select any of nine preset voltages.
10	OUT	Output-Voltage Sense. Connect to the converter output. Leave OUT unconnected when an external resistive divider is used.
11	FREQ	Oscillator Frequency Select. Connect a precision resistor from FREQ to GND to select the switching frequency. See the <i>Frequency Select (FREQ)</i> section.
12	PWRGD	Open-Drain, Power-Good Output. PWRGD is high impedance when VFB rises above 92.5% (typ) of VREFIN and VREFIN is above 0.54V. PWRGD is internally pulled low when VFB falls below 90% (typ) of VREFIN or VREFIN is below 0.54V. PWRGD is internally pulled low when the IC is in shutdown mode, VDD is below the internal UVLO threshold, or the IC is in thermal shutdown.
13	BST	High-Side MOSFET Driver Supply. Internally connected to IN through a pMOS switch. Bypass BST to LX with a 0.1µF capacitor.
14, 15, 16	LX	Inductor Connection. All LX pins are internally shorted together. Connect all LX pins to the switched side of the inductor. LX is high impedance when the IC is in shutdown mode.
17–20	PGND	Power Ground. Connect all PGND pins externally to the power ground plane. Connect all PGND pins together near the IC.
21, 22, 23	IN	Input Power Supply. Input supply range is from 2.9V to 5.5V. Bypass IN to PGND with a 22µF ceramic capacitor.
24	EN	Enable Input. Logic input to enable/disable the MAX15038.
_	EP	Exposed Pad. Solder EP to a large contiguous copper plane connected to PGND to optimize thermal performance. Do not use EP as a ground connection for the device.

### **Block Diagram**



### **Typical Application Circuit**




Figure 1. 1MHz, All-Ceramic-Capacitor Design with V<sub>IN</sub> = 2.9V to 5.5V and V<sub>OUT</sub> = 1.8V

### **Detailed Description**

The MAX15038 high-efficiency, voltage-mode switching regulator delivers up to 4A of output current. The MAX15038 provides output voltages from 0.6V to 0.9 x VIN from 2.9V to 5.5V input supplies, making it ideal for on-board point-of-load applications. The output voltage accuracy is better than  $\pm 1\%$  over load, line, and temperature.

The MAX15038 features a wide switching frequency range, allowing the user to achieve all-ceramic-capacitor designs and fast transient responses (see Figure 1). The high operating frequency minimizes the size of external components. The MAX15038 is available in a small (4mm x 4mm), lead-free, 24-pin thin QFN package. The REFIN function makes the MAX15038 an ideal candidate for DDR and tracking power supplies. Using internal low-RDS(ON) (24m $\Omega$  for the low-side n-channel

MOSFET and  $31m\Omega$  for the high-side n-channel MOSFET) maintains high efficiency at both heavy-load and high-switching frequencies.

The MAX15038 employs voltage-mode control architecture with a high bandwidth (28MHz) error amplifier. The voltage-mode control architecture allows up to 2MHz switching frequency, reducing board area. The op-amp voltage-error amplifier works with type III compensation to fully utilize the bandwidth of the high-frequency switching to obtain fast transient response. Adjustable soft-start time provides flexibilities to minimize input startup inrush current. An open-drain, power-good (PWRGD) output goes high when VFB reaches 92.5% of VREFIN and VREFIN is greater than 0.54V.

The MAX15038 provides option for three modes of operation: regular PWM, PWM mode with monotonic startup into prebiased output, or skip mode with monotonic startup into prebiased output.

#### **Controller Function**

The controller logic block is the central processor that determines the duty cycle of the high-side MOSFET under different line, load, and temperature conditions. Under normal operation, where the current-limit and temperature protection are not triggered, the controller logic block takes the output from the PWM comparator and generates the driver signals for both high-side and low-side MOSFETs. The break-before-make logic and the timing for charging the bootstrap capacitors are calculated by the controller logic block. The error signal from the voltage-error amplifier is compared with the ramp signal generated by the oscillator at the PWM comparator and, thus, the required PWM signal is produced. The high-side switch is turned on at the beginning of the oscillator cycle and turns off when the ramp voltage exceeds the VCOMP signal or the current-limit threshold is exceeded. The low-side switch is then turned on for the remainder of the oscillator cycle.

#### **Current Limit**

The internal, high-side MOSFET has a typical 7A peak current-limit threshold. When current flowing out of LX exceeds this limit, the high-side MOSFET turns off and the synchronous rectifier turns on. The synchronous rectifier remains on until the inductor current falls below the low-side current limit. This lowers the duty cycle and causes the output voltage to droop until the current limit is no longer exceeded. The MAX15038 uses a hiccup mode to prevent overheating during short-circuit output conditions.

During current limit, if  $V_{FB}$  drops below 70% of  $V_{REFIN}$  and stays below this level for 12µs or more, the MAX15038 enters hiccup mode. The high-side MOSFET and the synchronous rectifier are turned off and both COMP and REFIN are internally pulled low. If REFIN and SS are connected together, both are pulled low. The part remains in this state for 896 clock cycles and then attempts to restart for 112 clock cycles. If the fault causing current limit has cleared, the part resumes normal operation. Otherwise, the part reenters hiccup mode again.

#### **Soft-Start and REFIN**

The MAX15038 utilizes an adjustable soft-start function to limit inrush current during startup. An  $8\mu A$  (typ) current source charges an external capacitor connected to SS. The soft-start time is adjusted by the value of the

external capacitor from SS to GND. The required capacitance value is determined as:

$$C = \frac{8\mu A \times t_{SS}}{0.6V}$$

where tss is the required soft-start time in seconds. The MAX15038 also features an external reference input (REFIN). The IC regulates FB to the voltage applied to REFIN. The internal soft-start is not available when using an external reference. A method of soft-start when using an external reference is shown in Figure 2. Connect REFIN to SS to use the internal 0.6V reference. Use a capacitor of 1nF minimum value at SS.

#### **Undervoltage Lockout (UVLO)**

The UVLO circuitry inhibits switching when V<sub>DD</sub> is below 2.55V (typ). Once V<sub>DD</sub> rises above 2.6V (typ), UVLO clears and the soft-start function activates. A 50mV hysteresis is built in for glitch immunity.

#### BST

The gate-drive voltage for the high-side, n-channel switch is generated by a flying-capacitor boost circuit. The capacitor between BST and LX is charged from the V<sub>IN</sub> supply while the low-side MOSFET is on. When the low-side MOSFET is switched off, the voltage of the capacitor is stacked above LX to provide the necessary turn-on voltage for the high-side internal MOSFET.

#### Frequency Select (FREQ)

The switching frequency is resistor programmable from 500kHz to 2MHz. Set the switching frequency of the IC with a resistor (RFREQ) connected from FREQ to GND. RFREQ is calculated as:

$$R_{FREQ} = \frac{50k\Omega}{0.95\mu s} \times (\frac{1}{f_S} - 0.05\mu s)$$

where fs is the desired switching frequency in Hertz.




Figure 2. Typical Soft-Start Implementation with External Reference

\_\_ /VI/IXI/VI

#### **Power-Good Output (PWRGD)**

PWRGD is an open-drain output that goes high impedance when VFB is above 0.925 x VREFIN and VREFIN is above 0.54V for at least 48 clock cycles. PWRGD pulls low when VFB is below 90% of VREFIN or VREFIN is below 0.54V for at least 48 clock cycles. PWRGD is low when the IC is in shutdown mode, VDD is below the internal UVLO threshold, or the IC is in thermal shutdown mode.

## Programming the Output Voltage (CTL1, CTL2)

As shown in Table 1, the output voltage is pin programmable by the logic states of CTL1 and CTL2. CTL1 and CTL2 are trilevel inputs: VDD, unconnected, and GND. An  $8.06k\Omega$  resistor must be connected between VOUT and FB when CTL1 and CTL2 are connected to GND. The logic states of CTL1 and CTL2 should be programmed only before power-up. Once the part is enabled, CTL1 and CTL2 should not be changed. If the output voltage needs to be reprogrammed, cycle power or EN and reprogram before enabling. The output voltage can be programmed continuously from 0.6V to 90% of VIN by using a resistor-divider network from VOUT to FB to GND as shown in Figure 3a. CTL1 and CTL2 must be connected to GND.

#### **Shutdown Mode**

Drive EN to GND to shut down the IC and reduce quiescent current to a typical value of  $10\mu A$ . During shutdown, the LX is high impedance. Drive EN high to enable the MAX15038.

#### **Thermal Protection**

Thermal-overload protection limits total power dissipation in the device. When the junction temperature exceeds  $T_J = +165^{\circ}\text{C}$ , a thermal sensor forces the device into shutdown, allowing the die to cool. The thermal sensor turns the device on again after the junction temperature cools by 20°C, causing a pulsed output during continuous overload conditions. The soft-start sequence begins after recovery from a thermal-shutdown condition.

### Applications Information

#### IN and V<sub>DD</sub> Decoupling

To decrease the noise effects due to the high switching frequency and maximize the output accuracy of the MAX15038, decouple IN with a 22 $\mu$ F capacitor from IN to PGND. Also decouple VDD with a 2.2 $\mu$ F

Table 1. CTL1 and CTL2 Output Voltage Selection

CTL1	CTL2	V <sub>OUT</sub> (V)
GND	GND	0.6
V <sub>DD</sub>	V <sub>DD</sub>	0.7
GND	Unconnected	0.8
GND	V <sub>DD</sub>	1.0
Unconnected	GND	1.2
Unconnected	Unconnected	1.5
Unconnected	V <sub>DD</sub>	1.8
V <sub>DD</sub>	GND	2.0
V <sub>DD</sub>	Unconnected	2.5

low-ESR ceramic capacitor from  $V_{DD}$  to GND. Place these capacitors as close as possible to the IC.

#### **Inductor Selection**

Choose an inductor with the following equation:

$$L = \frac{V_{OUT} \times (V_{IN} - V_{OUT})}{f_S \times V_{IN} \times LIR \times I_{OUT(MAX)}}$$

where LIR is the ratio of the inductor ripple current to full load current at the minimum duty cycle. Choose LIR between 20% to 40% for best performance and stability.

Use an inductor with the lowest possible DC resistance that fits in the allotted dimensions. Powdered iron ferrite core types are often the best choice for performance. With any core material, the core must be large enough not to saturate at the current limit of the MAX15038.

#### **Output-Capacitor Selection**

The key selection parameters for the output capacitor are capacitance, ESR, ESL, and voltage-rating requirements. These affect the overall stability, output ripple voltage, and transient response of the DC-DC converter. The output ripple occurs due to variations in the charge stored in the output capacitor, the voltage drop due to the capacitor's ESR, and the voltage drop due to the capacitor's ESL. Estimate the output-voltage ripple due to the output capacitance, ESR, and ESL:

where the output ripple due to output capacitance, ESR, and ESL is:

$$V_{RIPPLE(C)} = \frac{I_{P-P}}{8 \times C_{OUT} \times f_{S}}$$

$$V_{RIPPLE(ESR)} = I_{P-P} \times ESR$$

$$V_{RIPPLE(ESL)} = \frac{I_{P-P}}{t_{ON}} \times ESL$$

or:

$$V_{RIPPLE(ESL)} = \frac{I_{P-P}}{t_{OFF}} \times ESL$$

or whichever is larger.

The peak-to-peak inductor current (IP-P) is:

$$I_{P-P} = \frac{V_{IN} - V_{OUT}}{f_S \times L} \times \frac{V_{OUT}}{V_{IN}}$$

Use these equations for initial output capacitor selection. Determine final values by testing a prototype or an evaluation circuit. A smaller ripple current results in less output-voltage ripple. Since the inductor ripple current is a factor of the inductor value, the output-voltage ripple decreases with larger inductance. Use ceramic capacitors for low ESR and low ESL at the switching frequency of the converter. The ripple voltage due to ESL is negligible when using ceramic capacitors.

Load-transient response depends on the selected output capacitance. During a load transient, the output instantly changes by ESR x  $\Delta I_{LOAD}$ . Before the controller can respond, the output deviates further, depending on the inductor and output capacitor values. After a short time, the controller responds by regulating the output voltage back to its predetermined value. The controller response time depends on the closed-loop bandwidth. A higher bandwidth yields a faster response time, preventing the output from deviating further from its regulating value. See the *Compensation Design* section for more details.

#### **Input-Capacitor Selection**

The input capacitor reduces the current peaks drawn from the input power supply and reduces switching noise in the IC. The total input capacitance must be equal or greater than the value given by the following equation to keep the input-ripple voltage within

specification and minimize the high-frequency ripple current being fed back to the input source:

$$C_{IN\_MIN} = \frac{D \times T_S \times I_{OUT}}{V_{IN\_RIPPLE}}$$

where V<sub>IN-RIPPLE</sub> is the maximum allowed input ripple voltage across the input capacitors and is recommended to be less than 2% of the minimum input voltage. D is the duty cycle (V<sub>OUT</sub>/V<sub>IN</sub>) and T<sub>S</sub> is the switching period (1/f<sub>S</sub>).

The impedance of the input capacitor at the switching frequency should be less than that of the input source so high-frequency switching currents do not pass through the input source, but are instead shunted through the input capacitor. The input capacitor must meet the ripple current requirement imposed by the switching currents. The RMS input ripple current is given by:

$$I_{RIPPLE} = I_{LOAD} \times \frac{\sqrt{V_{OUT} \times (V_{IN} - V_{OUT})}}{V_{INI}}$$

where IRIPPLE is the input RMS ripple current.

#### **Compensation Design**

The power transfer function consists of one double pole and one zero. The double pole is introduced by the inductor L and the output capacitor  $C_{\rm O}$ . The ESR of the output capacitor determines the zero. The double pole and zero frequencies are given as follows:

$$f_{P1\_LC} = f_{P2\_LC} = \frac{1}{2\pi \times \sqrt{L \times C_O \times \left(\frac{R_O + ESR}{R_O + R_L}\right)}}$$
$$f_{Z\_ESR} = \frac{1}{2\pi \times ESR \times C_O}$$

where R<sub>L</sub> is equal to the sum of the output inductor's DCR (DC resistance) and the internal switch resistance, RDS(ON). A typical value for RDS(ON) is  $24m\Omega$  (low-side MOSFET) and  $31m\Omega$  (high-side MOSFET). Ro is the output load resistance, which is equal to the rated output voltage divided by the rated output current. ESR is the total equivalent series resistance of the output capacitor. If there is more than one output capacitor of the same type in parallel, the value of the ESR in the above equation is equal to that of the ESR of a single output capacitor divided by the total number of output capacitors.

The high switching frequency range of the MAX15038 allows the use of ceramic output capacitors. Since the ESR of ceramic capacitors is typically very low, the frequency of the associated transfer function zero is higher than the unity-gain crossover frequency, fc, and the zero cannot be used to compensate for the double pole created by the output filtering inductor and capacitor. The double pole produces a gain drop of 40dB/decade and a phase shift of 180°. The compensation network error amplifier must compensate for this gain drop and phase shift to achieve a stable high-bandwidth closed-loop system. Therefore, use type III compensation as shown in Figures 3 and 4. Type III compensation possesses three poles and two zeros with the first pole, fP1 EA, located at zero frequency (DC). Locations of other poles and zeros of the type III compensation are given by:

$$f_{Z1\_EA} = \frac{1}{2\pi \times R1 \times C1}$$

$$f_{Z2\_EA} = \frac{1}{2\pi \times R3 \times C3}$$

$$f_{P3\_EA} = \frac{1}{2\pi \times R1 \times C2}$$

$$f_{P2\_EA} = \frac{1}{2\pi \times R2 \times C3}$$

The above equations are based on the assumptions that C1 >> C2, and R3 >> R2, which are true in most applications. Placements of these poles and zeros are determined by the frequencies of the double pole and ESR zero of the power transfer function. It is also a function of the desired close-loop bandwidth. The following section outlines the step-by-step design procedure to calculate the required compensation components for the MAX15038. When the output voltage of the MAX15038 is programmed to a preset voltage, R3 is internal to the IC and R4 does not exist (Figure 3b).

When externally programming the MAX15038 (Figure 3a), the output voltage is determined by:

$$R4 = \frac{0.6 \times R3}{(V_{OUT} - 0.6)} \text{ (for } V_{OUT} > 0.6V)$$

For a 0.6V output, connect an  $8.6k\Omega$  resistor from FB to Vout. The zero-cross frequency of the close-loop, fc should be between 10% and 20% of the switching frequency, fs. A higher zero-cross frequency results in faster transient response. Once fc is chosen, C1 is calculated from the following equation:


$$C1 = \frac{2.5 \times \frac{V_{IN}}{V_{P-P}}}{2 \times \pi \times R3 \times (1 + \frac{R_L}{R_O}) \times f_C}$$

where V<sub>P-P</sub> is the ramp peak-to-peak voltage (1V typ). Due to the underdamped nature of the output LC double pole, set the two zero frequencies of the type III compensation less than the LC double-pole frequency to provide

adequate phase boost. Set the two zero frequencies to 80% of the LC double-pole frequency. Hence:

$$R1 = \frac{1}{0.8 \times C1} \times \sqrt{\frac{L \times C_O \times (R_O + ESR)}{R_L + R_O}}$$

$$C3 = \frac{1}{0.8 \times R3} \times \sqrt{\frac{L \times C_O \times (R_O + ESR)}{R_L + R_O}}$$






Figure 3. Type III Compensation Network

Setting the second compensation pole,  $f_{P2\_EA}$ , at  $f_{Z}$  ESR yields:

$$R2 = \frac{C_O \times ESR}{C3}$$

Set the third compensation pole at 1/2 of the switching frequency. Calculate C2 as follows:

$$C2 = \frac{1}{\pi \times R1 \times f_{S}}$$

The above equations provide application compensation when the zero-cross frequency is significantly higher than the double-pole frequency. When the zero-cross frequency is near the double-pole frequency, the actual zero-cross frequency is higher than the calculated frequency. In this case, lowering the value of R1 reduces the zero-cross frequency. Also, set the third pole of the type III compensation close to the switching frequency if the zero-cross frequency is above 200kHz to boost the phase margin. The recommended range for R3 is  $2k\Omega$  to  $10k\Omega$ . Note that the loop compensation remains unchanged if only R4's resistance is altered to set different outputs.

#### **MODE Selection**

The MAX15038 features a mode selection input (MODE) that users can select a functional mode for the device (see Table 2).

#### **Forced-PWM Mode**

Connect MODE to GND to select forced-PWM mode. In forced-PWM mode, the MAX15038 operates at a constant switching frequency (set by the resistor at FREQ terminal) with no pulse skipping. PWM operation starts after a brief settling time when EN goes high. The low-side switch turns on first, charging the bootstrap capacitor to provide the gate-drive voltage for the high-side switch. The low-side switch turns off either at the end of the clock period or once the low-side switch sinks 0.875A current (typ), whichever occurs first. If the low-side switch is turned off before the end of the clock period, the high-side switch is turned on for the remaining part of the time interval until the inductor current reaches 0.58A, or the end of clock cycle is encountered.

Starting from the first PWM activity, the sink current threshold is increased through an internal 4-step DAC to reach the current limit of 7A after 128 clock periods. This is done to help a smooth recovery of the regulated voltage even in case of accidental prebiased output in spite of the initial forced-PWM mode selection.

**Table 2. Mode Selection** 

MODE CONNECTION	OPERATION MODE
GND	Forced PWM
Unconnected or V <sub>DD</sub> /2	Forced PWM. Soft-startup into a prebiased output (monotonic startup).
$V_{DD}$	Skip Mode. Soft-startup into a prebiased output (monotonic startup).




Figure 4. Type III Compensation Illustration

## Soft-Starting into a Prebiased Output Mode (Monotonic Startup)

When MODE is left unconnected or biased to V<sub>DD</sub>/2, the MAX15038 soft-starts into a prebiased output without discharging the output capacitor. This type of operation is also termed monotonic startup. See the Starting into Prebiased Output waveforms in the *Typical Operating Characteristics* section for an example.

In monotonic startup mode, both low-side and highside switches remain off to avoid discharging the prebiased output. PWM operation starts when the FB voltage crosses the SS voltage. As in forced-PWM mode, the PWM activity starts with the low-side switch turning on first to build the bootstrap capacitor charge.

The MAX15038 is also able to start into prebiased with the output above the nominal set point without abruptly discharging the output, thanks to the sink current control of the low-side switch through a 4-step DAC in 128 clock cycles. Monotonic startup mode automatically switches to forced-PWM mode 4096 clock cycles delay

after the voltage at FB increases above 92.5% of  $V_{REFIN}$ . The additional delay prevents an early transition from monotonic startup to forced-PWM mode during soft-start when a prolonged time constant external REFIN voltage is applied.

The maximum allowed soft-start time is 2ms when an external reference is applied at REFIN in the case of starting up into prebiased output.

#### Skip Mode

Connect MODE to VDD to select skip mode. In skip mode, the MAX15038 switches only as necessary to maintain the output at light loads (not capable of sinking current from the output), but still operates with fixed-frequency (set by the resistor at FREQ terminal) PWM at medium and heavy loads. This maximizes light-load efficiency and reduces the input quiescent current.

In case of prolonged high-side idle activity (beyond eight clock cycles), the low-side switch is turned on briefly to rebuild the charge lost in the bootstrap capacitor before the next on-cycle of the high-side switch.

In skip mode, the low-side switch is turned off when the inductor current decreases to 0.2A (typ) to ensure no reverse current flowing from the output capacitor and the best conversion efficiency/minimum supply current.

The high-side switch minimum on-time is controlled to guarantee that 0.58A current is reached to avoid high frequency bursts at no load conditions and that might cause a rapid increase of the supply current caused by additional switching losses.

Even if skip mode is selected at the device turn-on, the monotonic startup mode is internally selected during soft-start. The transition to skip mode is automatically achieved 4096 clock cycles after the voltage at FB increases above 92.5% of VREFIN.

Changing from skip mode to forced-PWM mode and vice-versa can be done at any time. The output capacitor should be large enough to limit the output-voltage overshoot/undershoot due to the settling times to reach different duty-cycle set points corresponding to forced-PWM mode and skip mode at light loads.


#### PCB Layout Considerations and Thermal Performance

Careful PCB layout is critical to achieve clean and stable operation. It is highly recommended to duplicate the MAX15038 EV kit layout for optimum performance. If deviation is necessary, follow these guidelines for good PCB layout:

- Connect input and output capacitors to the power ground plane; connect all other capacitors to the signal ground plane.
- Place capacitors on V<sub>DD</sub>, IN, and SS as close as possible to the IC and its corresponding pin using direct traces. Keep power ground plane (connected to PGND) and signal ground plane (connected to GND) separate.
- 3) Keep the high-current paths as short and wide as possible. Keep the path of switching current short and minimize the loop area formed by LX, the output capacitors, and the input capacitors.
- 4) Connect IN, LX, and PGND separately to a large copper area to help cool the IC to further improve efficiency and long-term reliability.
- 5) Ensure all feedback connections are short and direct. Place the feedback resistors and compensation components as close as possible to the IC.
- 6) Route high-speed switching nodes, such as LX, away from sensitive analog areas (FB, COMP).

### **Pin Configuration**





### Package Information

For the latest package outline information and land patterns, go to <a href="https://www.maxim-ic.com/packages">www.maxim-ic.com/packages</a>.

PACKAGE TYPE	PACKAGE CODE	DOCUMENT NO.
24 TQFN-EP	T2444-4	<u>21-0139</u>

**Revision History** 

REVISION NUMBER	REVISION DATE	DESCRIPTION	PAGES CHANGED
0	10/08	Initial release	_
1	12/09	Updated the Typical Operating Characteristics.	5

Maxim cannot assume responsibility for use of any circuitry other than circuitry entirely embodied in a Maxim product. No circuit patent licenses are implied. Maxim reserves the right to change the circuitry and specifications without notice at any time.