# Single/Dual, 16ns, High Sink/Source Current Gate Drivers 

## General Description

The MAX15024/MAX15025 single/dual, high-speed MOSFET gate drivers are capable of operating at frequencies up to 1 MHz with large capacitive loads. The MAX15024 includes internal source-and-sink output transistors with independent outputs allowing for control of the external MOSFET's rise and fall time. The MAX15024 is a single gate driver capable of sinking an 8A peak current and sourcing a 4A peak current. The MAX15025 is a dual gate driver capable of sinking a 4A peak current and sourcing a 2A peak current. An integrated adjustable LDO voltage regulator provides gatedrive amplitude control and optimization.
The MAX15024A/C and MAX15025A/C/E/G accept tran-sistor-to-transistor (TTL) input logic levels while the MAX15024B/D and MAX15025B/D/F/H accept CMOSinput logic levels. High sourcing/sinking peak currents, a low propagation delay, and thermally enhanced packages make the MAX15024/MAX15025 ideal for high-frequency and high-power circuits. The MAX15024/ MAX15025 operate from a 4.5 V to 28 V supply. A separate output driver supply input enhances flexibility and permits a soft-start of the power MOSFETs used in synchronous rectifiers.
The MAX15024/MAX15025 are available in 10-pin TDFN packages and are specified over the $-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ automotive temperature range.

## Applications

Synchronous Rectifier Drivers
Power-Supply Modules
Switching Power Supply
Pin Configurations

| *EP = EXPOSED PAD. <br> Pin Configurations continued at end of data sheet. |
| :---: |

Features

- 8A Peak Sink Current/4A Peak Source Current (MAX15024)
- 4A Peak Sink Current/2A Peak Source Current (MAX15025)
- Low 16ns Propagation Delay
- 4.5V to 28V Supply Voltage Range
- On-Board Adjustable LDO for Gate-Drive Amplitude Control and Optimization
- Separate Output Driver Supply
- Independent Source and Sink Outputs (MAX15024)
- Matched Delays Between Inverting and Noninverting Inputs (MAX15024)
- Matched Delays Between Channels (MAX15025)
- CMOS or TTL Logic-Level Inputs with Hysteresis for Noise Immunity
$-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ Operating Temperature Range
- Thermal-Shutdown Protection
- 1.95W Thermally Enhanced TDFN Power Packages

Ordering Information

| PART | PIN-PACKAGE | PKG <br> CODE | TOP <br> MARK |
| :--- | :--- | :--- | :---: |
| MAX15024AATB+T* | 10 TDFN-EP** | T1033-1 | ATX |
| MAX15024BATB+T | 10 TDFN-EP** | T1033-1 | ATY |
| MAX15024CATB+T* | 10 TDFN-EP** | T1033-1 | - |
| MAX15024DATB+T* | 10 TDFN-EP** | T1033-1 | - |
| MAX15025AATB+T | 10 TDFN-EP** | T1033-1 | ATZ |
| MAX15025BATB+T* | 10 TDFN-EP** | T1033-1 | AUA |
| MAX15025CATB+T* | 10 TDFN-EP** | T1033-1 | AUB |
| MAX15025DATB+T* | 10 TDFN-EP** | T1033-1 | AUC |
| MAX15025EATB+T* | 10 TDFN-EP** | T1033-1 | - |
| MAX15025FATB+T* | 10 TDFN-EP** | T1033-1 | - |
| MAX15025GATB+T* | 10 TDFN-EP** | T1033-1 | - |
| MAX15025HATB+T* | 10 TDFN-EP** | T1033-1 | - |

Note: All devices are specified over the $-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ operating temperature range.
+Denotes a lead-free package.
*Future product-contact factory for availability.
${ }^{* *} E P=$ Exposed pad. $T=$ Tape and reel.
See the Selector Guide at the end of the data sheet.
Block Diagrams appear at end of data sheet.

## Single/Dual, 16ns, High Sink/Source Current Gate Drivers

## ABSOLUTE MAXIMUM RATINGS

| $V_{C c}$ to GND | V |
| :---: | :---: |
| REG to GND.............-0.3V to the lower of +22 V | or ( $\left.V_{C c}+0.3 V\right)$ |
| DRV to PGND | -0.3V to +22V |
| 1 N | .-0.3V to +22V |
| FB/SET to GND | -0.3V to +6V |
| P_OUT to DRV | .-22V to +0.3V |
| N_OUT to PGND | .-0.3V to +22V |
| OUT1, OUT2 to PGND | (VDRV + 0.3V) |
| PGND to GND | -0.3 V to +0.3 V |
| P_OUT, N_OUT Continuous Source/Sink Current* | 200 mA |
|  | 200 mA |


| Continuous Power Dissipation ( $\mathrm{T}_{\mathrm{A}}=+70^{\circ} \mathrm{C}$ ) 10-Pin TDFN, Single-Layer Board (derate $18.5 \mathrm{~mW} /{ }^{\circ} \mathrm{C}$ above $+70^{\circ} \mathrm{C}$ ) | 1481.5 mW |
| :---: | :---: |
| Junction-to-Case Thermal Resistance | $8.5{ }^{\circ} \mathrm{C} / \mathrm{W}$ |
| 10-Pin TDFN, Multilayer Board (derate $24.4 \mathrm{~mW} /{ }^{\circ} \mathrm{C}$ above $+70^{\circ} \mathrm{C}$ ) |  |
| Junction-to-Case Thermal Resistan | $8.5^{\circ} \mathrm{C} / \mathrm{W}$ |
| Operating Temperature Range | $40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ |
| Junction Temperature | $+150^{\circ} \mathrm{C}$ |
| Storage Temperature Range | . $-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$ |
|  |  |

*Continuous output current is limited by the power dissipation of the package.
Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

## MAX15024 ELECTRICAL CHARACTERISTICS

$\left(V_{C C}=V_{D R V}=V_{R E G}=10 V, F B / S E T=G N D, T_{A}=T_{J}=-40^{\circ} \mathrm{C}\right.$ to $+125^{\circ} \mathrm{C}$, unless otherwise noted. Typical values are at $T_{A}=T_{J}=$ $+25^{\circ} \mathrm{C}$ ). (Note 1)

| PARAMETER | SYMBOL | CONDITIONS |  | MIN | TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| SYSTEM SPECIFICATIONS |  |  |  |  |  |  |  |
| Input Voltage Range | Vcc | $V_{\text {CC }}$ powered only, $\mathrm{V}_{\text {REG }}=$ | MAX15024B/D | 6.5 |  | 28.0 | V |
|  |  | minimum $1 \mu \mathrm{~F}$ to GND | MAX15024A/C | 4.5 |  | 28.0 |  |
|  |  | $V_{\text {CC }}=V_{\text {REG }}=V_{\text {DRV }}(\mathrm{MAX15024D})$ |  | 6.5 |  | 18.0 |  |
|  |  | $V_{C C}=V_{\text {REG }}=V_{\text {DRV }}(\mathrm{MAX15024C})$ |  | 4.5 |  | 18.0 |  |
| V DRV Turn-On Voltage | VDRV_ON | $\mathrm{V}_{\text {CC }}=\mathrm{V}_{\text {REG }}=10 \mathrm{~V}, \mathrm{IN}+=\mathrm{V}_{\text {CC }}, \mathrm{IN}-=$ GND |  |  | 1.7 | 2.3 | V |
| Quiescent Supply Current |  | IN_ = VCC or GND |  |  | 700 | 1350 | $\mu \mathrm{A}$ |
| Quiescent Supply Current Under UVLO Condition |  | IN ${ }_{-}=\mathrm{V}_{\text {cc }}$ or GND |  | 250 |  |  | $\mu \mathrm{A}$ |
| Switching Supply Current |  | Switching at $250 \mathrm{kHz}, \mathrm{C}_{\mathrm{L}}=0$ |  |  | 1.5 | 3.0 | mA |
| VCC Undervoltage Lockout | UVLO_VCC | VCC rising |  | 3.0 | 3.4 | 3.8 | V |
| VCC Undervoltage-Lockout Hysteresis |  |  |  |  | 300 |  | mV |
| VCC Undervoltage Lockout to Output Delay |  | VCC rising |  |  | 100 |  | $\mu \mathrm{S}$ |
|  |  | $V_{C C}$ falling |  |  | 2 |  |  |
| REG REGULATOR (VCC $=12 \mathrm{~V}$, REG $=\mathrm{V}_{\text {DRV }}, \mathrm{C}_{\text {L }}=1 \mu \mathrm{~F}, \mathrm{FB} / \mathrm{SET}=\mathrm{GND}$ ) |  |  |  |  |  |  |  |
| Output Voltage | VREG | 12 V < $\mathrm{VCC}^{\text {c }}$ 28V, $0<\mathrm{I}_{\text {LOAD }}$ | < 10 mA | 9 | 10 | 11 | V |
| Dropout Voltage | VR_DO | $\mathrm{V}_{C C}=6.5 \mathrm{~V}, \mathrm{ILOAD}=100 \mathrm{~mA}$ |  |  | 0.4 | 0.9 | V |
|  |  | $\mathrm{V}_{C C}=4.5 \mathrm{~V}, \mathrm{ILOAD}=50 \mathrm{~mA}$ |  |  | 0.2 | 0.5 |  |
| Load Regulation |  | $\mathrm{V} C \mathrm{C}=12 \mathrm{~V}, \mathrm{ILOAD}=0$ to 100 mA |  |  | 1 |  | \% |
| Line Regulation |  | 12 V < $\mathrm{V}_{\text {CC }}<28 \mathrm{~V}$ |  |  | 10 |  | mV |
| FB/SET Reference Voltage |  | External resistive divider connected at FB/SET |  | 1.10 | 1.23 | 1.35 | V |
| FB/SET Threshold |  | $V_{\text {FB }}$ falling |  |  | 220 |  | mV |
| FB/SET Input Leakage Current |  | $\mathrm{V}_{\text {FB }}=5.5 \mathrm{~V}$ (Note 2) |  | -125 |  | +125 | nA |

## Single/Dual, 16ns, High Sink/Source Current Gate Drivers

## MAX15024 ELECTRICAL CHARACTERISTICS (continued)

$\left(V_{C C}=V_{D R V}=V_{\text {REG }}=10 \mathrm{~V}, \mathrm{FB} /\right.$ SET $=G N D, T_{A}=T_{J}=-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$, unless otherwise noted. Typical values are at $T_{A}=T_{J}=$ $+25^{\circ} \mathrm{C}$ ). (Note 1)


## Single/Dual, 16ns, High Sink/Source Current Gate Drivers

## MAX15024 ELECTRICAL CHARACTERISTICS (continued)

$\left(V_{C C}=V_{D R V}=V_{R E G}=10 \mathrm{~V}, \mathrm{FB} / \mathrm{SET}=G N D, T_{A}=T_{J}=-40^{\circ} \mathrm{C}\right.$ to $+125^{\circ} \mathrm{C}$, unless otherwise noted. Typical values are at $T_{A}=T_{J}=$ $+25^{\circ} \mathrm{C}$ ). (Note 1)

| PARAMETER | SYMBOL | CONDITIONS | MIN TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: |
| SWITCHING CHARACTERISTICS FOR $\mathrm{V}_{\text {CC }}=\mathrm{V}_{\text {DRV }}=\mathrm{V}_{\text {REG }}=4.5 \mathrm{~V}$ (see Figure 1) (MAX15024C/D) |  |  |  |  |  |
| Rise Time | $t_{R}$ | CLOAD $=1 \mathrm{nF}$ | 3 |  | ns |
|  |  | CLOAD $=5 \mathrm{nF}$ | 11 |  |  |
|  |  | CLOAD $=10 \mathrm{nF}$ | 22 |  |  |
| Fall Time | $\mathrm{tF}_{F}$ | CLOAD $=1 \mathrm{nF}$ | 2.5 |  | ns |
|  |  | CLOAD $=5 \mathrm{nF}$ | 8 |  |  |
|  |  | CLOAD $=10 \mathrm{nF}$ | 16 |  |  |
| Turn-On Delay Time | tD-ON | CLOAD $=1 \mathrm{nF}$ | 18 |  | ns |
| Turn-Off Delay Time | tD-OFF | CLOAD $=1 \mathrm{nF}$ | 18 |  | ns |
| Mismatch Propagation Delays from Inverting and Noninverting Inputs to Output |  | CLOAD $=1 \mathrm{nF}$ | 2 |  | ns |
| Minimum Input Pulse Width that Changes the Output | tpw |  | 15 |  | ns |
| THERMAL CHARACTERISTICS |  |  |  |  |  |
| Thermal-Shutdown Temperature |  | Temperature rising | +160 |  | ${ }^{\circ} \mathrm{C}$ |
| Thermal-Shutdown Temperature Hysteresis |  |  | 15 |  | ${ }^{\circ} \mathrm{C}$ |

## MAX15025 ELECTRICAL CHARACTERISTICS

$\left(V_{C C}=V_{D R V}=V_{R E G}=10 \mathrm{~V}, \mathrm{FB} /\right.$ SET $=G N D, T_{A}=T_{J}=-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$, unless otherwise noted. Typical values are at $T_{A}=T_{J}=$ $+25^{\circ} \mathrm{C}$ ). (Note 1)

| PARAMETER | SYMBOL | CONDITIONS |  | MIN | TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| SYSTEM SPECIFICATIONS |  |  |  |  |  |  |  |
| Input Voltage Range | VCC | $V_{C C}$ powered only, | MAX15025B/D/F/H |  | 6.5 | 28 | V |
|  |  | with minimum $1 \mu \mathrm{~F}$ <br> to GND | MAX15025A/C/E/G |  | 4.5 | 28 |  |
|  |  | $\mathrm{V}_{\text {CC }}=\mathrm{V}_{\text {REG }}=\mathrm{V}_{\text {DRV }}($ MAX15025F/H $)$ |  | 6.5 |  | 18.0 |  |
|  |  | $V_{C C}=V_{\text {REG }}=V_{\text {DRV }}(\mathrm{MAX15025E/G})$ |  | 4.5 |  | 18.0 |  |
| VDRV Turn-On Voltage | VDRV_ON | $V_{C C}=V_{\text {REG }}=10 \mathrm{~V}, \operatorname{IN}$ (MAX15025A/B/E/F) or G (MAX15025C/D/G/H) | $\begin{aligned} & =V_{C C}, \operatorname{IN} 2=V_{C C} \\ & \text { ND for } \end{aligned}$ |  | 1.7 | 2.3 | V |
| Quiescent Supply Current |  | IN_ = $\mathrm{V}_{\text {CC }}$ or GND |  |  | 700 | 1350 | $\mu \mathrm{A}$ |
| Quiescent Supply Current Under UVLO Condition |  | IN_ = VCC or GND |  |  | 250 |  | $\mu \mathrm{A}$ |
| Switching Supply Current |  | Switching at 250 kHz , C | $=0$ |  | 1.5 | 3.0 | mA |
| VCC Undervoltage Lockout | UVLO_VCC | VCC rising |  | 3.0 | 3.4 | 3.8 | V |

## Single/Dual, 16ns, High Sink/Source Current Gate Drivers

## MAX15025 ELECTRICAL CHARACTERISTICS (continued)

$\left(V_{C C}=V_{D R V}=V_{R E G}=10 V, F B / S E T=G N D, T_{A}=T_{J}=-40^{\circ} \mathrm{C}\right.$ to $+125^{\circ} \mathrm{C}$, unless otherwise noted. Typical values are at $T_{A}=T_{J}=$ $+25^{\circ} \mathrm{C}$ ). (Note 1)

| PARAMETER | SYMBOL | CONDITIONS | MIN | TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| VCC Undervoltage-Lockout Hysteresis |  |  |  | 300 |  | mV |
| VCc Undervoltage Lockout to Output Delay |  | VCC rising |  | 100 |  | $\mu \mathrm{s}$ |
|  |  | $V_{\text {CC }}$ falling |  | 2 |  |  |
| REG REGULATOR ( $\mathrm{V}_{\mathrm{CC}}=12 \mathrm{~V}, \mathrm{~V}_{\text {REG }}=\mathrm{V}_{\text {DRV }}, \mathrm{C}_{\mathrm{L}}=1 \mu \mathrm{~F}, \mathrm{FB} / \mathrm{SET}=\mathrm{GND}$ ) |  |  |  |  |  |  |
| Output Voltage | VREG | 12 V < $\mathrm{V}_{\text {CC }}<28 \mathrm{~V}, 0<\mathrm{I}_{\text {LOAD }}<10 \mathrm{~mA}$ | 9 | 10 | 11 | V |
| Dropout Voltage | VR_DO | $\mathrm{V}_{C C}=6.5 \mathrm{~V}$, ILOAD $=100 \mathrm{~mA}$ |  | 0.4 | 0.9 | V |
|  |  | $\mathrm{V}_{C C}=4.5 \mathrm{~V}, \mathrm{ILOAD}=50 \mathrm{~mA}$ |  | 0.2 | 0.5 |  |
| Load Regulation |  | $\mathrm{V}_{\mathrm{CC}}=12 \mathrm{~V}$, ILOAD $=0$ to 100 mA |  | 1 |  | \% |
| Line Regulation |  | 12 V < VCC < 28 V |  | 10 |  | mV |
| FB/SET Reference Voltage |  | External resistive divider connected at FB/SET | 1.10 | 1.23 | 1.35 | V |
| FB/SET Threshold |  | $\mathrm{V}_{\text {FB }}$ rising |  | 220 |  | mV |
| FB/SET Input Leakage Current |  | $\mathrm{V}_{\mathrm{FB}}=5.5 \mathrm{~V}$ | -125 |  | +125 | nA |

DRIVER OUTPUT SINK

| Driver Output Resistance | Ron-N | $V_{C C}=V_{\text {REG }}=V_{\text {DRV }}=10 \mathrm{~V}$, | $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$ |  | 1.0 | 1.6 | $\Omega$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | sinking 100mA | $\mathrm{T}_{\mathrm{A}}=+125^{\circ} \mathrm{C}$ |  | 1.25 | 2.10 |  |
|  |  | $\mathrm{V}_{\mathrm{CC}}=\mathrm{V}_{\text {REG }}=\mathrm{V}_{\mathrm{DRV}}=4.5 \mathrm{~V}$, sinking 100 mA <br> (MAX15025E/F/G/H) | $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$ |  | 1.10 | 1.65 |  |
|  |  |  | $\mathrm{T}_{\mathrm{A}}=+125^{\circ} \mathrm{C}$ |  | 1.5 | 2.2 |  |
| Peak Output Current | IPK-N | OUT_ = 10V |  |  | 4 |  | A |
| Maximum Load Capacitance |  | SOA condition: $C_{L} \times V_{D R V}{ }^{2} \leq 20 \mu \mathrm{~J}$, for $V_{D R V}=10 \mathrm{~V}$ |  |  | 100 |  | nF |
| Latchup Robustness |  |  |  |  | 500 |  | mA |
| DRIVER OUTPUT SOURCE |  |  |  |  |  |  |  |
| Driver Output Resistance | Ron-P | $V_{C C}=V_{R E G}=V_{D R V}=10 \mathrm{~V},$ <br> sourcing 100 mA | $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$ |  | 1.75 | 2.50 | $\Omega$ |
|  |  |  | $\mathrm{T}_{\mathrm{A}}=+125^{\circ} \mathrm{C}$ |  | 2.25 | 3.50 |  |
|  |  | $V_{C C}=V_{R E G}=V_{D R V}=4.5 \mathrm{~V},$ <br> sourcing 100 mA <br> (MAX15025E/F/G/H) | $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$ |  | 1.85 | 2.60 |  |
|  |  |  | $\mathrm{T}_{\mathrm{A}}=+125^{\circ} \mathrm{C}$ |  | 2.50 | 3.75 |  |
| Peak Output Current | IPK-P | OUT_ = OV |  | 2 |  |  | A |
| Latchup Robustness |  |  |  | 500 |  |  | mA |
| LOGIC INPUTS |  |  |  |  |  |  |  |
| Logic 1 Input Voltage | $\mathrm{V}_{\mathrm{IH}}$ | MAX15025A/C/E/G |  | 2.0 |  |  | V |
|  |  | MAX15025B/D/F/H |  | 4.25 |  |  |  |
| Logic 0 Input Voltage | VIL | MAX15025A/C/E/G |  |  |  | 0.8 | V |
|  |  | MAX15025B/D/F/H |  |  |  | 2 |  |
| Logic Input Hysteresis |  | MAX15025A/C/E/G |  | 0.4 |  |  | V |
|  |  |  |  | 1 |  |  |  |
| Logic Input Current Leakage |  | VIN $=18 \mathrm{~V}$ or GND |  | -75 | +0.01 | +75 | $\mu \mathrm{A}$ |
| Input Capacitance |  |  |  |  | 10 |  | pF |

## Single/Dual, 16ns, High Sink/Source Current Gate Drivers

## MAX15025 ELECTRICAL CHARACTERISTICS (continued)

$\left(V_{C C}=V_{D R V}=V_{R E G}=10 \mathrm{~V}, \mathrm{FB} / \mathrm{SET}=\mathrm{GND}, \mathrm{T}_{\mathrm{A}}=\mathrm{T}_{J}=-40^{\circ} \mathrm{C}\right.$ to $+125^{\circ} \mathrm{C}$, unless otherwise noted. Typical values are at $\mathrm{T}_{\mathrm{A}}=\mathrm{T}_{\mathrm{J}}=$ $+25^{\circ} \mathrm{C}$ ). (Note 1)

| PARAMETER | SYMBOL | CONDITIONS | MIN TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: |
| SWITCHING CHARACTERISTICS FOR VCC $=\mathrm{V}_{\text {DRV }}=\mathrm{V}_{\text {REG }}=10 \mathrm{~V}$ (see Figure 1) |  |  |  |  |  |
| Rise Time | tR | CLOAD $=1 \mathrm{nF}$ | 6 |  | ns |
|  |  | CLOAD $=5 \mathrm{nF}$ | 24 |  |  |
|  |  | CLOAD $=10 \mathrm{nF}$ | 48 |  |  |
| Fall Time | tF | CLOAD $=1 \mathrm{nF}$ | 5 |  | ns |
|  |  | CLOAD $=5 \mathrm{nF}$ | 16 |  |  |
|  |  | CLOAD $=10 \mathrm{nF}$ | 32 |  |  |
| Turn-On Delay Time | tD-ON | CLOAD $=1 \mathrm{nF}$ (Note 2) | 816 | 32 | ns |
| Turn-Off Delay Time | tD-OFF | CLOAD $=1 \mathrm{nF}$ ( Note 2) | 816 | 32 | ns |
| Mismatch Propagation Delays Between 2 Channels |  | CLOAD $=1 \mathrm{nF}$ | 1 |  | ns |
| SWITCHING CHARACTERISTICS FOR VCC $=\mathrm{V}_{\text {DRV }}=\mathrm{V}_{\text {REG }}=4.5 \mathrm{~V}$ (see Figure 1) (MAX15025E/F/G/H) |  |  |  |  |  |
| Rise Time | tR | CLOAD $=1 \mathrm{nF}$ | 5 |  | ns |
|  |  | CLOAD $=5 \mathrm{nF}$ | 20 |  |  |
|  |  | CLOAD $=10 \mathrm{nF}$ | 42 |  |  |
| Fall Time | $\mathrm{tF}_{\text {F }}$ | CLOAD $=1 \mathrm{nF}$ | 4 |  | ns |
|  |  | CLOAd $=5 \mathrm{nF}$ | 15 |  |  |
|  |  | CLOAD $=10 \mathrm{nF}$ | 30 |  |  |
| Turn-On Delay Time | tD-ON | CLOAD $=1 \mathrm{nF}$ | 18 |  | ns |
| Turn-Off Delay Time | tD-OFF | CLOAD $=1 \mathrm{nF}$ | 18 |  | ns |
| Mismatch Propagation Delays Between 2 Channels |  | CLOAD $=1 \mathrm{nF}$ | 2 |  | ns |
| Minimum Input Pulse Width that Changes the Output | tpW |  | 15 |  | ns |
| THERMAL CHARACTERISTICS |  |  |  |  |  |
| Thermal-Shutdown Temperature |  | Temperature rising | +160 |  | ${ }^{\circ} \mathrm{C}$ |
| Thermal-Shutdown Temperature Hysteresis |  |  | 15 |  | ${ }^{\circ} \mathrm{C}$ |

Note 1: All devices are $100 \%$ production tested at $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$. Limits over temperature are guaranteed by design.
Note 2: Design guaranteed by bench characterization. Limits are not production tested.
$\qquad$

# Single/Dual, 16ns, High Sink/Source Current Gate Drivers 

Typical Operating Characteristics
( $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$, unless otherwise noted.)


## Single/Dual, 16ns, High Sink/Source Current Gate Drivers




## Single/Dual, 16ns, High Sink/Source Current Gate Drivers

www.da
Pin Description

| PIN |  |  | NAME | FUNCTION |
| :---: | :---: | :---: | :---: | :---: |
| MAX15024 | MAX15025A <br> MAX15025B <br> MAX15025E <br> MAX15025F | MAX15025C <br> MAX15025D <br> MAX15025G <br> MAX15025H |  |  |
| 1 | 1 | 1 | FB/SET | LDO Regulator Output Set. Feedback for $V_{\text {REG }}$ adjustment ( $\mathrm{V}_{\mathrm{FB}}>200 \mathrm{mV}$ ). Connect FB/SET to GND for a fixed 10V output REG. Connect FB/SET to a resistor ladder to set VREG. |
| 2 | 2 | 2 | VCC | Power-Supply Input. Bypass to GND with a low-ESR ceramic capacitor of $1 \mu \mathrm{~F}$. Input of the internal housekeeping regulator and of the main REG regulator. |
| 3 | 3 | 3 | GND | Signal Ground |
| 4 | - | - | $\mathrm{IN+}$ | Driver Noninverting Logic Input. Connect to V ${ }_{\text {CC }}$ when not used. |
| - | 4 | 4 | IN1 | Driver 1 Noninverting Logic Input |
| 5 | - | - | IN- | Driver Inverting Logic Input. Connect to GND when not used. |
| - | 5 | - | IN2 | Driver 2 Noninverting Logic Input |
| - | - | 5 | $\overline{\mathrm{IN} 2}$ | Driver 2 Inverting Logic Input |
| 6 | 6 | 6 | PGND | Power Ground. Sink current return. Source of the internal pulldown n-channel transistor. |
| 7 | - | - | N_OUT | Sink Output. Open-drain n-channel output. N_OUT sinks current for power MOSFET turn-off. |
| - | 7 | 7 | OUT2 | Driver 2 Output |
| 8 | - | - | P_OUT | Source Output. Pullup p-channel output (open drain). Sources current for power MOSFET turn-on. |
| - | 8 | 8 | OUT1 | Driver 1 Output |
| 9 | 9 | 9 | DRV | Output Driver Supply Voltage. Decouple DRV with a low ESR $>0.1 \mu \mathrm{~F}$ ceramic capacitor to PGND placed in close proximity to the device. DRV can be powered independently from REG. Connect DRV, REG, and VCC together when there is no need for special DRV supply sequencing and the power-MOSFET gate voltage does not need to be regulated or limited. |
| 10 | 10 | 10 | REG | Voltage Regulator Output. Connect to DRV for driving the power MOSFET with regulated $\mathrm{V}_{\mathrm{GS}}$ amplitude. Bypass with a low-ESR $1 \mu \mathrm{~F}$ (minimum) ceramic capacitor to GND placed in close proximity to the device to ensure regulator stability. |
| EP | EP | EP | EP | Exposed Pad. Internally connected to GND. Connect to GND plane or thermal pad and use multiple vias to a solid copper area on the bottom of the PCB. |

## Single/Dual, 16ns, High Sink/Source Current Gate Drivers

## tasheet4u.com

The MAX15024 single gate driver's internal source and sink transistor outputs are brought out of the IC to independent outputs allowing control of the external MOSFET's rise and fall time. The MAX15024 single gate driver is capable of sinking an 8A peak current and sourcing a 4A peak current. The MAX15025 dual gate drivers are capable of sinking a 4A peak current and sourcing a 2A peak current.
An integrated adjustable low-dropout linear voltage regulator (LDO) provides gate drive amplitude control and optimization. The single gate-driver propagation delay time is minimized and matched between the inverting and noninverting inputs. The dual gate-driver propagation delay is matched between channels.
The MAX15024 has a dual input (IN+ and IN-), allows the use of an inverting or noninverting input, and is offered in TTL or CMOS-logic standards. The MAX15025 is offered with configurations of inverting and noninverting inputs with TTL or CMOS standards (see the Selector Guide).
The MAX15024A/B and MAX15025A/B/C/D can be powered using Vcc only, whereas the MAX15024C/D and MAX15025E/F/G/H can be used in two configurations:

- VCC powered only
- $V_{C C}$, REG, and DRV are connected together


## LDO Voltage Regulator Feedback Control

The MAX15024/MAX15025 include an internal LDO designed to deliver a stable reference voltage for use as a supply voltage for the internal MOSFET gate drivers. Connect the LDO feedback FB/SET to GND to set $V_{\text {REG }}$ to a stable 10V. Connect FB/SET to a resistordivider between $V_{\text {REG }}$ and GND to set $V_{\text {REG }}$ :

$$
V_{\text {REG }}=V_{\text {FB/SET }} \times(1+R 2 / R 1) \text { (see Figure 2) }
$$

Vcc Undervoltage Lockout When $\mathrm{V}_{\mathrm{CC}}$ is below the UVLO threshold, the internal n channel transistor is ON and the internal p-channel transistor is OFF, holding the output at GND independent of the state of the inputs so that the external MOSFETs remain OFF in the UVLO condition. The UVLO threshold is 3.5 V (typ) with 200 mV (typ) hysteresis to avoid chattering.

When the device is operated at very low temperatures and below the UVLO threshold, the driver output could go high impedance. In this case, it is recommended adding a $10 \mathrm{k} \Omega$ resistor to PGND to discharge the gate of the external MOSFET (see Figures 4 and 5).

## Input Control

The MAX15024 features inverting and noninverting input terminals. These inputs provide for flexibility of design and use. Connect $\operatorname{IN}+$ to $\mathrm{V}_{C C}$ when using IN - as an inverting input. Connect IN - to GND when using $\mathrm{IN}+$ as a noninverting input.

## Shoot-Through Protection

The MAX15024/MAX15025 provide protection that avoids any cross-conduction between the internal pchannel and n -channel devices. It also eliminates shootthrough, thus reducing the quiescent supply current.

Exposed Pad (EP) The MAX15024/MAX15025 include an exposed pad allowing greater heat dissipation from the internal die to the outside environment. Solder the exposed pad carefully to GND or thermal pad to enhance the thermal performance.

## Applications Information

## Supply Bypassing, Device Grounding,

 and PlacementAmple supply bypassing and device grounding are extremely important because when large external capacitive loads are driven, the peak current at the VDRV pin can approach 4A, while at the PGND pin, the peak current can approach 8A. VDRV drops and ground shifts are forms of negative feedback for inverters and, if excessive, can cause multiple switching when the inverting input is used and the input slew rate is low. The device driving the input should be referenced to the MAX15024/MAX15025 GND. Ground shifts due to insufficient device grounding can disturb other circuits sharing the same AC ground return path. Any series inductance in the VDRV, OUT_, and/or PGND paths can cause oscillations due to the very high di/dt that results when the MAX15024/MAX15025 are switched with any capacitive load. A $0.1 \mu \mathrm{~F}$ or larger value ceramic capacitor is recommended for bypassing VDRV to GND and should be placed as close to the pins as possible. When driving very large loads ( $>10 \mathrm{nF}$ ) at minimum rise time, $10 \mu \mathrm{~F}$ or more of parallel storage capacitance is recommended. A ground plane is highly recommended to minimize ground return resistance and series inductance. Care should be taken to place the MAX15024/MAX15025 as close as possible to the external MOSFET being driven to further minimize board inductance and AC path resistance.

# Single/Dual, 16ns, High Sink/Source Current Gate Drivers 

## www.arasher Dissipation

Power dissipation of the MAX15024/MAX15025 consists of three components: the quiescent current, capacitive charge and discharge of internal nodes, and the output current (either capacitive or resistive load). The sum of these components must be kept below the maximum power-dissipation limit. The quiescent current is $700 \mu \mathrm{~A}$ typ. The current required to charge and discharge the internal nodes is frequency dependent (see the Typical Operating Characteristics). The MAX15024/MAX15025 power dissipation when driving a ground-referenced resistive load is:

$$
P=D \times \operatorname{RON}(M A X) \times I_{\text {LOAD }}{ }^{2}
$$

where $D$ is the fraction of the period the MAX15024/ MAX15025s' output pulls high, Ron(MAX) is the maximum on-resistance of the device with the output high (p-channel), and ILOAD is the output load current of the MAX15024/MAX15025. For capacitive loads, the power dissipation for each driver is:

$$
P=C L O A D \times V_{D R V}{ }^{2} \times F R E Q
$$

where CLOAD is the capacitive load, $\mathrm{V}_{\mathrm{DRV}}$ is the driver supply voltage, and FREQ is the switching frequency.

## Layout Information

The MAX15024/MAX15025 MOSFET drivers source and sink large currents to create very fast rise and fall edges at the gate of the switching MOSFET. The high di/dt can cause unacceptable ringing if the trace lengths and impedances are not well controlled. The following
printed-circuit board (PCB) layout guidelines are recommended when designing with the MAX15024/MAX15025:

- Place one or more $1 \mu \mathrm{~F}$ decoupling ceramic capacitor(s) from VDRV to PGND as close to the device as possible. At least one storage capacitor of $10 \mu \mathrm{~F}$ (min) should be located on the PCB with a low resistance path to the VCC pin of the MAX15024/MAX15025.
- There are two AC current loops formed between the device and the gate of the MOSFET being driven. The MOSFET looks like a large capacitance from gate to source when the gate is being pulled low. The active current loop is from MOSFET gate to OUT_ of the MAX15024/MAX15025 to PGND of the MAX15024/MAX15025, and to the source of the MOSFET. When the gate of the MOSFET is being pulled high, the active current loop is from the VDD terminal of the VDRV terminal of decoupling capacitor, to the VDRV of the MAX15024/MAX15025, to the OUT_ of the MAX15024/MAX15025, to the MOSFET gate, to the MOSFET source, and to the negative terminal of the decoupling capacitor. Both charging current loop and discharging current loop are important. It is important to minimize the physical distance and the impedance in these AC current paths.
- Keep the device as close as possible to the MOSFET.
- In the multilayer PCB, the inner layers should consist of a GND plane containing the discharging and charging current loops.


Figure 1. Timing Diagram

## Single/Dual, 16ns, High Sink/Source Current Gate Drivers



Figure 2. Connect FB/SET to GND for $V_{R E G}=10 \mathrm{~V}$ (Connect EP to GND)


Figure 4. Operation Using a $V_{C C}=D R V=R E G$ (Connect $E P$ to GND)

Typical Operating Circuits


Figure 3. Operation Using a Different Supply Rail for DRV (Connect EP to GND)


Figure 5. Connect FB/SET to GND for $V_{R E G}=10 \mathrm{~V}$ (Connect $E P$ to GND)

# Single/Dual, 16ns, High Sink/Source Current Gate Drivers 



## Single/Dual, 16ns, High Sink/Source Current Gate Drivers

$\qquad$

| PART | NO. OF CHANNELS | PEAK CURRENTS (SINK/SOURCE) | INPUTS | LOGIC <br> LEVELS | TOP MARK | VccPOWERED ONLY | $\begin{gathered} \mathrm{V}_{\mathrm{CC}}=\mathrm{V}_{\mathrm{REG}}= \\ \mathrm{V}_{\mathrm{DRV}} \end{gathered}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| MAX15024AATB+ | 1 | 8A/4A | Complementary | TTL | ATX | $\checkmark$ | - |
| MAX15024BATB+ | 1 | 8A/4A | Complementary | CMOS | ATY | $\checkmark$ | - |
| MAX15024CATB+ | 1 | 8A/4A | Complementary | TTL | - | $\checkmark$ | $\checkmark$ |
| MAX15024DATB+ | 1 | 8A/4A | Complementary | CMOS | - | $\checkmark$ | $\checkmark$ |
| MAX15025AATB+ | 2 | 4A/2A | Noninverting | TTL | ATZ | $\checkmark$ | - |
| MAX15025BATB+ | 2 | 4A/2A | Noninverting | CMOS | AUA | $\checkmark$ | - |
| MAX15025CATB+ | 2 | 4A/2A | Noninverting (1)/ Inverting (2) | TTL | AUB | $\checkmark$ | - |
| MAX15025DATB+ | 2 | 4A/2A | Noninverting (1)/ Inverting (2) | CMOS | AUC | $\checkmark$ | - |
| MAX15025EATB+ | 2 | 4A/2A | Noninverting | TTL | - | $\checkmark$ | $\checkmark$ |
| MAX15025FATB+ | 2 | 4A/2A | Noninverting | CMOS | - | $\checkmark$ | $\checkmark$ |
| MAX15025GATB+ | 2 | 4A/2A | Noninverting (1)/ Inverting (2) | TTL | - | $\checkmark$ | $\checkmark$ |
| MAX15025HATB+ | 2 | 4A/2A | Noninverting (1)/ Inverting (2) | CMOS | - | $\checkmark$ | $\checkmark$ |

Note: All devices operate in a $-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ temperature range and come in a 10 -pin TDFN package.
Pin Configurations (continued)
TOP VIEW



## Single/Dual, 16ns, High Sink/Source Current Gate Drivers

## www.d

Package Information
(The package drawing(s) in this data sheet may not reflect the most current specifications. For the latest package outline information go to www.maxim-ic.com/packages.)


## Single/Dual, 16ns, High Sink/Source Current Gate Drivers

(The package drawing(s) in this data sheet may not reflect the most current specifications. For the latest package outline information go to www.maxim-ic.com/packages.)


