General Description

The MAX1470 is a fully integrated low-power CMOS superheterodyne receiver for use with amplitude-shift-keyed (ASK) data in the 315MHz band. With few required external components, and a low-current power-down mode, it is ideal for cost- and power-sensitive applications in the automotive and consumer markets. The chip consists of a 315MHz low-noise amplifier (LNA), an image rejection mixer, a fully integrated 315MHz phase-lock-loop (PLL), a 10.7MHz IF limiting amplifier stage with received-signal-strength indicator (RSSI) and an ASK demodulator, and analog baseband data-recovery circuitry.

The MAX1470 is available in a 28-pin TSSOP package.

Applications

Remote Keyless Entry Garage Door Openers Remote Controls Wireless Sensors Wireless Computer Peripherals Security Systems Toys Video Game Controllers Medical Systems

_Features

- Operates from a Single +3.0V to +3.6V Supply
- Built-In 53dB RF Image Rejection
- -115dBm Receive Sensitivity*
- ♦ 250µs Startup Time
- Low 5.5mA Operating Supply Current
- 1.25µA Low-Current Power-Down Mode for Efficient Power Cycling
- 250MHz to 500MHz Operating Band (Image Rejection Optimized at 315MHz)
- Integrated PLL with On-Board Voltage-Controlled Oscillator (VCO) and Loop Filter
- Selectable IF Bandwidth Through External Filter
- Complete Receive System from RF to Digital Data Out


*See Note 2, AC Electrical Characteristics.

Ordering Information

PART	TEMP RANGE	PIN-PACKAGE
MAX1470EUI	-40°C to +85°C	28 TSSOP

Typical Application Circuit appears at end of data sheet. Pin Configuration appears at end of data sheet.

Functional Diagram



_ Maxim Integrated Products 1

For pricing, delivery, and ordering information, please contact Maxim/Dallas Direct! at 1-888-629-4642, or visit Maxim's website at www.maxim-ic.com.

ABSOLUTE MAXIMUM RATINGS

Operating Temperature Range

MAX1470EUI	40°C to +85°C
Storage Temperature Range	60°C to +150°C
Lead Temperature (soldering, 10s)	+300°C

Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

DC ELECTRICAL CHARACTERISTICS

(Typical Application Circuit, V_{DD} = +3.0V to +3.6V, no RF signal applied, T_A = -40°C to +85°C. Typical values are at V_{DD} = +3.3V, T_A = +25°C, unless otherwise noted.) (Note 1)

PARAMETER	SYMBOL	CONDITIONS	MIN	ТҮР	МАХ	UNITS
Supply Voltage	V _{DD}		3.0		3.6	V
Supply Current	I _{DD}	$\overline{PWRDN} = V_{DD}$		5.5		mA
Shutdown Supply Current	ISHUTDOWN	PWRDN = GND		1.25		μA
PWRDN Voltage Input Low	VIL				0.4	V
PWRDN Voltage Input High	VIH		V _{DD} - 0.4			V
DATAOUT Voltage Output Low	Vol	Idataout = 100µA			0.4	V
DATAOUT Voltage Output High	V _{OH}	IDATAOUT = -100µA	V _{DD} - 0.4			V

AC ELECTRICAL CHARACTERISTICS

(Typical Application Circuit, all RF inputs and outputs are referenced to 50Ω , $V_{DD} = +3.3V$, $T_A = +25^{\circ}C$, $f_{RFIN} = 315MHz$, unless otherwise noted.) (Note 1)

PARAMETER	SYMBOL	CONDITIONS	MIN TYP MAX	
GENERAL CHARACTERISTICS				
Maximum Startup Time	T _{ON}	Time from PWRDN deasserting to valid data out	erting to valid data 250	
Maximum Receiver Input Level	RFINMAX	Modulation depth \geq 60dB	0	dBm
Minimum Receiver Input Level,		Average carrier power level (Note 2)	-115	
315MHz	RFIN _{MIN}	Peak power level (Note 2)	-109	dBm
Minimum Receiver Input Level,		Average carrier power level (Note 2)	-110	
433.92MHz		Peak power level (Note 2)	-104	
Receivers	fRFIN		250 to 500	
LOW-NOISE AMPLIFIER (LNA)				
Input Impedance	S11 _{LNA}	Normalized to 50 Ω (Note 3)	1 - j4	
1dB Compression Point	P1dB _{LNA}		-22	dBm
Input-Referred 3rd-Order Intercept	IIP3 _{LNA}		-18	dBm
LO Signal Feedthrough to Antenna			-95	dBm
Output Impedance	S22 _{LNA}	Normalized to 50Ω	0.12 - j4.4	



AC ELECTRICAL CHARACTERISTICS (continued)

(Typical Application Circuit, all RF inputs and outputs are referenced to 50Ω , $V_{DD} = +3.3V$, $T_A = +25^{\circ}C$, $f_{RFIN} = 315MHz$, unless otherwise noted.) (Note 1)

PARAMETER	SYMBOL	CONDITIONS	MIN	ТҮР	MAX	UNITS
Noise Figure	NF _{LNA}			2.0		dB
Power Gain				16		dB
MIXER						
Input Impedance	S11 _{MIX}	Normalized to 50Ω		0.25 - j2.4		
Input-Referred 3rd-Order Intercept	IIP3 _{MIX}			-18		dBm
Output Impedance	Z _{OUT_MIX}			330		Ω
Imaga Daiastian		f _{RFIN} = 315MHz, f _{RF_IMAGE} = 293.6MHz (Note 4)	40	53		dB
Image Rejection		f _{RFIN} = 433.92MHz, f _{RF_IMAGE} = 412.52MHz		39		uв
Noise Figure	NFMIX			16		dB
Conversion Gain		330Ω IF filter load		13		dB
INTERMEDIATE-FREQUENCY	DEMODULAT	OR BLOCK				
Input Impedance	Z _{IN_IF}			330		Ω
Operating Frequency	fIF			10.7		MHz
RSSI Linearity				±1		dB
RSSI Dynamic Range				65		dB
		P _{RFIN} < -120dBm	1.2			
RSSI Level		P _{RFIN} > -50dBm		2.0		V
DATA FILTER						
Maximum Bandwidth	BWDF			100		kHz
DATA SLICER	•					•
Comparator Bandwidth	BWCMP			100		kHz
Maximum Load Capacitance	CLOAD			10		pF
CRYSTAL OSCILLATOR	I					
Reference Frequency	fREF			4.7547		MHz

Note 1: Parts are production tested at $T_A = +25^{\circ}C$; Min and Max values are guaranteed by design and characterization.


Note 2: BER = 2E-3, Manchester encoded, data rate = 4kbps, IF bandwidth = 350kHz.

Note 3: Input impedance is measured at the LNAIN pin. Note that the impedance includes the 15nH inductive degeneration connected from the LNASRC.

Note 4: Guaranteed by production test.


Typical Operating Characteristics

 $(V_{DD} = +3.3V, T_A = +25^{\circ}C, unless otherwise noted. Typical Application Circuit.)$





Typical Operating Characteristics (continued)

 $(V_{DD} = +3.3V, T_A = +25^{\circ}C, unless otherwise noted. Typical Application Circuit.)$




S11 MAGNITUDE-LOG PLOT OF RFIN





S11 SMITH PLOT OF RFIN



MAX1470

Pin Description

PIN	NAME	FUNCTION	
1	XTAL1	1st Crystal Input	
2, 7	AVDD	Positive Analog Supply Voltage for RF Sections. Decouple to AGND with 0.01µF capacitors.	
3	LNAIN	Low-Noise Amplifier Input	
4	LNASRC	Low-Noise Amplifier Source. Connect inductor to ground to set LNA input impedance (see <i>Low-Noise Amplifier</i> section).	
5, 10	AGND	Analog Ground	
6	LNAOUT	Low-Noise Amplifier Output	
8	MIXIN1	1st Differential Mixer Input. Must be AC-coupled to driving input.	
9	MIXIN2	2nd Differential Mixer Input. Must be AC-coupled to driving input.	
11, 15, 16, 23, 24	I.C.	Internally Connected. Do not make connection to these pins.	
12	MIXOUT	330Ω Mixer Output	
13	DGND	Digital Ground	
14	DVDD	Positive Digital Supply Voltage. Decouple to DGND with a 0.01µF capacitor.	
17	IFIN1	1st Differential Intermediate Frequency Limiter Amplifier Input	
18	IFIN2	2nd Differential Intermediate Frequency Limiter Amplifier Input	
19	DSP	Positive Data Slicer Input	
20	DSN	Negative Data Slicer Input	
21	OPP	Noninverting Op Amp. Input for the Sallen-Key data filter.	
22	DF	Data Filter Feedback Node. Input for the feedback of the Sallen-Key data filter.	
25	DATAOUT	Digital Baseband Data Output	
26	PDOUT	Peak Detector Output	
27	PWRDN	Power-Down Select Input. Drive this pin with a logic low to shut down the IC.	
28	XTAL2	2nd Crystal Input	

Detailed Description

The MAX1470 CMOS superheterodyne receiver and a few external components provide the complete receive chain from the antenna to the digital output data. Depending on signal power and component selection, data rates as high as 100kbps can be achieved.

The MAX1470 is designed to receive binary ASK data on a 315MHz carrier. ASK modulation uses a difference in amplitude of the carrier to represent logic 0 and logic 1 data.

Low-Noise Amplifier

The LNA is a cascode amplifier with off-chip inductive degeneration that achieves approximately 16dB of power gain with a 2.0dB noise figure and an IIP3 of -18dBm. The gain and noise figure is dependent on both the antenna matching network at the LNA input,

and the LC tank network between the LNA output and the mixer inputs.

The off-chip inductive degeneration is achieved by connecting an inductor from LNASRC to AGND. This inductor sets the real part of the input impedance at LNAIN, allowing for a more flexible match for low-input impedance such as a PC board trace antenna. A nominal value for this inductor with a 50 Ω input impedance is 15nH, but is affected by PC board trace. See *Typical Operating Characteristics* for the relationship between the inductance and input impedance.

The LC tank filter connected to LNAOUT comprises L1 and C9 (see *Typical Applications Circuit*). L1 and C9 values are selected to resonate at the RF input frequency of 315MHz. The resonant frequency is given by:

M/IXI/M

$$f = \frac{1}{2\pi\sqrt{L_{\text{TOTAL}} \times C_{\text{TOTAL}}}}$$

where:

 $L_{TOTAL} = L_{PARASITICS}$ $C_{TOTAL} = C_{PARASITICS}$

LPARASITICS and CPARASITICS include inductance and capacitance of the PC board traces, package pins, mixer input impedance, LNA output impedance, etc. These parasitics at high frequencies cannot be ignored and can have a dramatic effect on the tank filter center frequency. Lab experimentation should be done to optimize the center frequency of the tank.

Mixer

A unique feature of the MAX1470 is the integrated image rejection of the mixer. This device was designed to eliminate the need for a costly front-end SAW filter for many applications. The advantage of not using a SAW filter is increased sensitivity, simplified antenna matching, less board space, and lower cost.

The mixer cell is a pair of double-balanced mixers that perform an IQ downconversion of the 315MHz RF input to the 10.7MHz IF with low-side injection (i.e., $f_{LO} = f_{RF} - f_{IF}$). The image rejection circuit then combines these signals to achieve ~50dB of image rejection over the full temperature range. Low-side injection is required due to the on-chip image-rejection architecture. The IF output is driven by a source-follower, biased to create a driving impedance of 330Ω to interface with an off-chip 330Ω ceramic IF filter. The voltage conversion gain driving a 330Ω load is approximately 13dB.

Phase-Lock Loop

The PLL block contains a phase detector, charge pump/integrated loop filter, VCO, asynchronous 64x clock divider, and crystal oscillator. This PLL does not require any external components. The quadrature VCO is centered at the nominal LO frequency of 304.3MHz. For an input RF frequency of 315MHz, a reference frequency of 4.7547MHz is needed for a 10.7MHz IF frequency (low-side injection is required). The relationship between the RF, IF, and reference frequencies is given by:

$$f_{REF} = (f_{RF} - f_{IF}) / 64$$

To allow the smallest possible IF bandwidth (for best sensitivity), the tolerance of the reference must be minimized.

Intermediate Frequency

The IF section presents a differential 330Ω load to provide matching for the off-chip ceramic filter. The internal five AC-coupled limiting amplifiers produce an overall gain of approximately 65dB, with a bandpass-filter-type response centered near the 10.7MHz IF frequency with a 3dB bandwidth of approximately 11.5MHz. The RSSI circuit demodulates the IF to baseband by producing a DC output proportional to the log of the IF signal level with a slope of approximately 15mV/dB (see *Typical Operating Characteristics*).

Applications Information

Crystal Oscillator

The XTAL oscillator in the MAX1470 is designed to present a capacitance of approximately 3pF between XTAL1 and XTAL2. If a crystal designed to oscillate with a different load capacitance is used, the crystal is pulled away from its stated operating frequency, introducing an error in the reference frequency. Crystals designed to operate with higher differential load capacitance always pull the reference frequency higher. For example, a 4.7547MHz crystal designed to operate with a 10pF load capacitance oscillates at 4.7563MHz with the MAX1470, causing the receiver to be tuned to 315.1MHz rather than 315.0MHz, an error of about 100kHz, or 320ppm.

In actuality, the oscillator pulls every crystal. The crystal's natural frequency is really below its specified frequency, but when loaded with the specified load capacitance, the crystal is pulled and oscillates at its specified frequency. This pulling is already accounted for in the specification of the load capacitance. Additional pulling can be calculated if the electrical parameters of the crystal are known. The frequency pulling is given by:

$$f_{p} = \frac{C_{m}}{2} \left(\frac{1}{C_{case} + C_{load}} - \frac{1}{C_{case} + C_{spec}} \right) \times 10^{6}$$

where:

 f_p is the amount the crystal frequency is pulled in ppm. C_m is the motional capacitance of the crystal.

C_{case} is the case capacitance.

C_{spec} is the specified load capacitance.

Cload is the actual load capacitance.

When the crystal is loaded as specified, i.e., $C_{load} = C_{spec}$, the frequency pulling equals zero.

Data Filter

The data filter is implemented as a 2nd-order lowpass Sallen-Key filter. The pole locations are set by the combination of two on-chip resistors and two external capacitors. Adjusting the value of the external capacitors changes the corner frequency to optimize for different data rates. The corner frequency should be set to approximately 1.5 times the fastest expected data rate from the transmitter. Keeping the corner frequency near the data rate rejects any noise at higher frequencies, resulting in an increase in receiver sensitivity.

The configuration shown in Figure 1 can create a Butterworth or Bessel response. The Butterworth filter offers a very flat amplitude response in the passband and a roll-off rate of 40dB/decade for the two-pole filter. The Bessel filter has a linear phase response, which works well for filtering digital data. To calculate the value of C5 and C6, use the following equations along with the coefficients in Table 1:

$$C5 = \frac{b}{a(100k\Omega)(\pi)(f_{c})}$$
$$C6 = \frac{a}{4(100k\Omega)(\pi)(f_{c})}$$

where fc is the desired 3dB corner frequency.

For example, to choose a Butterworth filter response with a corner frequency of 5kHz:

C5-	1.000	_~150nE
00-	(1.414)(100kΩ)(3.14)(5kHz	— ≈ 450pF <u>z)</u>
		/
C6 =	<u> </u>	225pF
00-	$\overline{(4)(100k\Omega)(3.14)(5kHz)} \approx 2$	2001

Table 1. Coefficents to Calculate C5 and C6

FILTER TYPE	а	b
Butterworth (Q = 0.707)	1.414	1.000
Bessel (Q = 0.577)	1.3617	0.618




Figure 1. Sallen-Key Lowpass Data Filter

Choosing standard capacitor values changes C5 to 470pF and C6 to 220pF, as shown in the *Typical Application Circuit.*

Data Slicer

The purpose of the data slicer is to take the analog output of the data filter and convert it to a digital signal. This is achieved by using a comparator and comparing the analog input to a threshold voltage. The threshold voltage is set by the voltage on DSN, which is connected to the negative input of the data slicer comparator. The positive input is connected to the output of the data filter internally, and also the DSP pin for use with some data slicer configurations.

The suggested data slicer configuration uses a resistor (R1) connected between DSN and DSP with a capacitor (C4) from DSN to DGND (Figure 2). This configuration averages the analog output of the filter and sets the threshold to approximately 50% of that amplitude. With this configuration, the threshold automatically adjusts as the analog signal varies, minimizing the possibility for errors in the digital data. The sizes of R1 and C4 affect how fast the threshold tracks the analog amplitude. Be sure to keep the corner frequency of the RC circuit lower than the lowest expected data rate.

Note that a long string of zeros or ones can cause the threshold to drift. This configuration works best if a coding scheme, such as Manchester code, which has an equal number of zeros and ones, is used.

Peak Detector

The peak detector output (PDOUT), in conjunction with an external RC filter, creates a DC output voltage equal to the peak value of the data signal. The resistor provides a path for the capacitor to discharge, allowing the




Figure 2. Generating Data Slicer Threshold

peak detector to dynamically follow peak changes of the data filter output voltage. For faster receiver startup, the circuit shown in Figure 3 can be used.

433.92MHz Band

The MAX1470 can be configured to receive ASK modulated data with carrier frequency ranging from 250MHz to 500MHz. Only a small number of components need to be changed to retune the RF section to the desired RF frequency.

Table 2 shows a list of changed components and their values for a 433.92MHz RF; all other components remain unchanged.

The integrated image rejection of the MAX1470 is specifically designed to function with a 315MHz input frequency by attenuating any signal at 293.6MHz. The benefit of the on-chip image rejection is that an external SAW filter is not needed, reducing cost and the insertion loss associated with SAW filters. The image rejection cannot be retuned for different RF input frequencies and therefore is degraded. The image rejection at 433.92MHz is typically 39dB.

Table 2. Changed Component Values for433.92MHz

COMPONENT	VALUE FOR 433MHz RF
C9	1.0pF
L1	15nH
L2	56nH
Y1	6.6128MHz

Note: These values are affected by PC board layout.






Figure 3. Using PDOUT for Faster Startup

Layout Considerations


A properly designed PC board is an essential part of any RF/microwave circuit. On high-frequency inputs and outputs, use controlled-impedance lines and keep them as short as possible to minimize losses and radiation. At high frequencies, trace lengths that are approximately 1/20 the wavelength or longer become antennas. For example, a 2in trace at 315MHz can act as an antenna.


Keeping the traces short also reduces parasitic inductance. Generally, 1in of a PC board trace adds about 20nH of parasitic inductance. The parasitic inductance can have a dramatic effect on the effective inductance. For example, a 0.5in trace connecting a 100nH inductor adds an extra 10nH of inductance or 10%.

To reduce the parasitic inductance, use wider traces and a solid ground or power plane below the signal traces. Using a solid ground plane can reduce the parasitic inductance from approximately 20nH/in to 7nH/in. Also, use low-inductance connections to ground on all GND pins, and place decoupling capacitors close to all VDD connections.

Chip Information

TRANSISTOR COUNT: 1835 PROCESS: CMOS





Pin Configuration

MAX1470



Package Information

MAX

.201

.201

.260 .311


.386

F

21-0066

TSSOP4.40mm.EPS

(The package drawing(s) in this data sheet may not reflect the most current specifications. For the latest package outline information, go to www.maxim-ic.com/packages.)



Maxim cannot assume responsibility for use of any circuitry other than circuitry entirely embodied in a Maxim product. No circuit patent licenses are implied. Maxim reserves the right to change the circuitry and specifications without notice at any time.

Maxim Integrated Products, 120 San Gabriel Drive, Sunnyvale, CA 94086 408-737-7600 12

© 2002 Maxim Integrated Products

Printed USA

MAXIM is a registered trademark of Maxim Integrated Products.